Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: phy: rockchip: Convert RK3399 Type-C PHY to schema
Convert the Rockchip RK3399 Type-C PHY to DT schema format. Add the
missing "power-domains" property and "port" and "orientation-switch"
properties in the child nodes.
Omit the previously deprecated properties as they aren't used anywhere.
Drop the 2nd example which was pretty much identical to the 1st example.
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
Acked-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Reviewed-by: Heiko Stuebner <heiko@sntech.de>
Link: https://lore.kernel.org/r/20250416202419.3836688-1-robh@kernel.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
authored by
Rob Herring (Arm)
and committed by
Vinod Koul
2063eedf
3b2b4149
+117
-85
-84
Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt
-84
Documentation/devicetree/bindings/phy/phy-rockchip-typec.txt
···
1
-
* ROCKCHIP type-c PHY
2
-
---------------------
3
-
4
-
Required properties:
5
-
- compatible : must be "rockchip,rk3399-typec-phy"
6
-
- reg: Address and length of the usb phy control register set
7
-
- rockchip,grf : phandle to the syscon managing the "general
8
-
register files"
9
-
- clocks : phandle + clock specifier for the phy clocks
10
-
- clock-names : string, clock name, must be "tcpdcore", "tcpdphy-ref";
11
-
- assigned-clocks: main clock, should be <&cru SCLK_UPHY0_TCPDCORE> or
12
-
<&cru SCLK_UPHY1_TCPDCORE>;
13
-
- assigned-clock-rates : the phy core clk frequency, shall be: 50000000
14
-
- resets : a list of phandle + reset specifier pairs
15
-
- reset-names : string reset name, must be:
16
-
"uphy", "uphy-pipe", "uphy-tcphy"
17
-
18
-
Optional properties:
19
-
- extcon : extcon specifier for the Power Delivery
20
-
21
-
Required nodes : a sub-node is required for each port the phy provides.
22
-
The sub-node name is used to identify dp or usb3 port,
23
-
and shall be the following entries:
24
-
* "dp-port" : the name of DP port.
25
-
* "usb3-port" : the name of USB3 port.
26
-
27
-
Required properties (port (child) node):
28
-
- #phy-cells : must be 0, See ./phy-bindings.txt for details.
29
-
30
-
Deprecated properties, do not use in new device tree sources, these
31
-
properties are determined by the compatible value:
32
-
- rockchip,typec-conn-dir
33
-
- rockchip,usb3tousb2-en
34
-
- rockchip,external-psm
35
-
- rockchip,pipe-status
36
-
37
-
Example:
38
-
tcphy0: phy@ff7c0000 {
39
-
compatible = "rockchip,rk3399-typec-phy";
40
-
reg = <0x0 0xff7c0000 0x0 0x40000>;
41
-
rockchip,grf = <&grf>;
42
-
extcon = <&fusb0>;
43
-
clocks = <&cru SCLK_UPHY0_TCPDCORE>,
44
-
<&cru SCLK_UPHY0_TCPDPHY_REF>;
45
-
clock-names = "tcpdcore", "tcpdphy-ref";
46
-
assigned-clocks = <&cru SCLK_UPHY0_TCPDCORE>;
47
-
assigned-clock-rates = <50000000>;
48
-
resets = <&cru SRST_UPHY0>,
49
-
<&cru SRST_UPHY0_PIPE_L00>,
50
-
<&cru SRST_P_UPHY0_TCPHY>;
51
-
reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
52
-
53
-
tcphy0_dp: dp-port {
54
-
#phy-cells = <0>;
55
-
};
56
-
57
-
tcphy0_usb3: usb3-port {
58
-
#phy-cells = <0>;
59
-
};
60
-
};
61
-
62
-
tcphy1: phy@ff800000 {
63
-
compatible = "rockchip,rk3399-typec-phy";
64
-
reg = <0x0 0xff800000 0x0 0x40000>;
65
-
rockchip,grf = <&grf>;
66
-
extcon = <&fusb1>;
67
-
clocks = <&cru SCLK_UPHY1_TCPDCORE>,
68
-
<&cru SCLK_UPHY1_TCPDPHY_REF>;
69
-
clock-names = "tcpdcore", "tcpdphy-ref";
70
-
assigned-clocks = <&cru SCLK_UPHY1_TCPDCORE>;
71
-
assigned-clock-rates = <50000000>;
72
-
resets = <&cru SRST_UPHY1>,
73
-
<&cru SRST_UPHY1_PIPE_L00>,
74
-
<&cru SRST_P_UPHY1_TCPHY>;
75
-
reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
76
-
77
-
tcphy1_dp: dp-port {
78
-
#phy-cells = <0>;
79
-
};
80
-
81
-
tcphy1_usb3: usb3-port {
82
-
#phy-cells = <0>;
83
-
};
84
-
};
+116
Documentation/devicetree/bindings/phy/rockchip,rk3399-typec-phy.yaml
+116
Documentation/devicetree/bindings/phy/rockchip,rk3399-typec-phy.yaml
···
1
+
# SPDX-License-Identifier: GPL-2.0
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/phy/rockchip,rk3399-typec-phy.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Rockchip Type-C PHY
8
+
9
+
maintainers:
10
+
- Heiko Stuebner <heiko@sntech.de>
11
+
12
+
properties:
13
+
compatible:
14
+
const: rockchip,rk3399-typec-phy
15
+
16
+
reg:
17
+
maxItems: 1
18
+
19
+
clocks:
20
+
maxItems: 2
21
+
22
+
clock-names:
23
+
items:
24
+
- const: tcpdcore
25
+
- const: tcpdphy-ref
26
+
27
+
extcon: true
28
+
29
+
power-domains:
30
+
maxItems: 1
31
+
32
+
resets:
33
+
maxItems: 3
34
+
35
+
reset-names:
36
+
items:
37
+
- const: uphy
38
+
- const: uphy-pipe
39
+
- const: uphy-tcphy
40
+
41
+
rockchip,grf:
42
+
$ref: /schemas/types.yaml#/definitions/phandle
43
+
description:
44
+
Phandle to the syscon managing the "general register files" (GRF).
45
+
46
+
dp-port:
47
+
type: object
48
+
additionalProperties: false
49
+
50
+
properties:
51
+
'#phy-cells':
52
+
const: 0
53
+
54
+
port:
55
+
$ref: /schemas/graph.yaml#/properties/port
56
+
description: Connection to USB Type-C connector
57
+
58
+
required:
59
+
- '#phy-cells'
60
+
61
+
usb3-port:
62
+
type: object
63
+
additionalProperties: false
64
+
65
+
properties:
66
+
'#phy-cells':
67
+
const: 0
68
+
69
+
orientation-switch: true
70
+
71
+
port:
72
+
$ref: /schemas/graph.yaml#/properties/port
73
+
description: Connection to USB Type-C connector SS port
74
+
75
+
required:
76
+
- '#phy-cells'
77
+
78
+
required:
79
+
- compatible
80
+
- reg
81
+
- clocks
82
+
- clock-names
83
+
- resets
84
+
- reset-names
85
+
- dp-port
86
+
- usb3-port
87
+
88
+
additionalProperties: false
89
+
90
+
examples:
91
+
- |
92
+
#include <dt-bindings/clock/rk3399-cru.h>
93
+
94
+
phy@ff7c0000 {
95
+
compatible = "rockchip,rk3399-typec-phy";
96
+
reg = <0xff7c0000 0x40000>;
97
+
rockchip,grf = <&grf>;
98
+
extcon = <&fusb0>;
99
+
clocks = <&cru SCLK_UPHY0_TCPDCORE>,
100
+
<&cru SCLK_UPHY0_TCPDPHY_REF>;
101
+
clock-names = "tcpdcore", "tcpdphy-ref";
102
+
resets = <&cru SRST_UPHY0>,
103
+
<&cru SRST_UPHY0_PIPE_L00>,
104
+
<&cru SRST_P_UPHY0_TCPHY>;
105
+
reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
106
+
107
+
dp-port {
108
+
#phy-cells = <0>;
109
+
};
110
+
111
+
usb3-port {
112
+
#phy-cells = <0>;
113
+
};
114
+
};
115
+
116
+
...
+1
-1
Documentation/devicetree/bindings/usb/rockchip,dwc3.yaml
+1
-1
Documentation/devicetree/bindings/usb/rockchip,dwc3.yaml