Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: PCI: uniphier: Convert uniphier-pcie.txt to json-schema
Convert the file into a JSON description at the yaml format.
Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
Signed-off-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/1648617814-9217-2-git-send-email-hayashi.kunihiko@socionext.com
authored by
Kunihiko Hayashi
and committed by
Rob Herring
d9a64c5e
31231092
+97
-83
+96
Documentation/devicetree/bindings/pci/socionext,uniphier-pcie.yaml
+96
Documentation/devicetree/bindings/pci/socionext,uniphier-pcie.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/pci/socionext,uniphier-pcie.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Socionext UniPhier PCIe host controller
8
+
9
+
description: |
10
+
UniPhier PCIe host controller is based on the Synopsys DesignWare
11
+
PCI core. It shares common features with the PCIe DesignWare core and
12
+
inherits common properties defined in
13
+
Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml.
14
+
15
+
maintainers:
16
+
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
17
+
18
+
allOf:
19
+
- $ref: /schemas/pci/snps,dw-pcie.yaml#
20
+
21
+
properties:
22
+
compatible:
23
+
enum:
24
+
- socionext,uniphier-pcie
25
+
26
+
reg:
27
+
minItems: 3
28
+
maxItems: 4
29
+
30
+
reg-names:
31
+
minItems: 3
32
+
items:
33
+
- const: dbi
34
+
- const: link
35
+
- const: config
36
+
- const: atu
37
+
38
+
clocks:
39
+
maxItems: 1
40
+
41
+
resets:
42
+
maxItems: 1
43
+
44
+
num-viewport: true
45
+
46
+
num-lanes: true
47
+
48
+
phys:
49
+
maxItems: 1
50
+
51
+
phy-names:
52
+
const: pcie-phy
53
+
54
+
required:
55
+
- compatible
56
+
- reg
57
+
- reg-names
58
+
- clocks
59
+
- resets
60
+
61
+
unevaluatedProperties: false
62
+
63
+
examples:
64
+
- |
65
+
pcie: pcie@66000000 {
66
+
compatible = "socionext,uniphier-pcie";
67
+
reg-names = "dbi", "link", "config";
68
+
reg = <0x66000000 0x1000>, <0x66010000 0x10000>, <0x2fff0000 0x10000>;
69
+
#address-cells = <3>;
70
+
#size-cells = <2>;
71
+
clocks = <&sys_clk 24>;
72
+
resets = <&sys_rst 24>;
73
+
num-lanes = <1>;
74
+
num-viewport = <1>;
75
+
bus-range = <0x0 0xff>;
76
+
device_type = "pci";
77
+
ranges = <0x81000000 0 0x00000000 0x2ffe0000 0 0x00010000>,
78
+
<0x82000000 0 0x00000000 0x20000000 0 0x0ffe0000>;
79
+
phy-names = "pcie-phy";
80
+
phys = <&pcie_phy>;
81
+
#interrupt-cells = <1>;
82
+
interrupt-names = "dma", "msi";
83
+
interrupts = <0 224 4>, <0 225 4>;
84
+
interrupt-map-mask = <0 0 0 7>;
85
+
interrupt-map = <0 0 0 1 &pcie_intc 0>,
86
+
<0 0 0 2 &pcie_intc 1>,
87
+
<0 0 0 3 &pcie_intc 2>,
88
+
<0 0 0 4 &pcie_intc 3>;
89
+
90
+
pcie_intc: legacy-interrupt-controller {
91
+
interrupt-controller;
92
+
#interrupt-cells = <1>;
93
+
interrupt-parent = <&gic>;
94
+
interrupts = <0 226 4>;
95
+
};
96
+
};
-82
Documentation/devicetree/bindings/pci/uniphier-pcie.txt
-82
Documentation/devicetree/bindings/pci/uniphier-pcie.txt
···
1
-
Socionext UniPhier PCIe host controller bindings
2
-
3
-
This describes the devicetree bindings for PCIe host controller implemented
4
-
on Socionext UniPhier SoCs.
5
-
6
-
UniPhier PCIe host controller is based on the Synopsys DesignWare PCI core.
7
-
It shares common functions with the PCIe DesignWare core driver and inherits
8
-
common properties defined in
9
-
Documentation/devicetree/bindings/pci/snps,dw-pcie.yaml.
10
-
11
-
Required properties:
12
-
- compatible: Should be "socionext,uniphier-pcie".
13
-
- reg: Specifies offset and length of the register set for the device.
14
-
According to the reg-names, appropriate register sets are required.
15
-
- reg-names: Must include the following entries:
16
-
"dbi" - controller configuration registers
17
-
"link" - SoC-specific glue layer registers
18
-
"config" - PCIe configuration space
19
-
"atu" - iATU registers for DWC version 4.80 or later
20
-
- clocks: A phandle to the clock gate for PCIe glue layer including
21
-
the host controller.
22
-
- resets: A phandle to the reset line for PCIe glue layer including
23
-
the host controller.
24
-
- interrupts: A list of interrupt specifiers. According to the
25
-
interrupt-names, appropriate interrupts are required.
26
-
- interrupt-names: Must include the following entries:
27
-
"dma" - DMA interrupt
28
-
"msi" - MSI interrupt
29
-
30
-
Optional properties:
31
-
- phys: A phandle to generic PCIe PHY. According to the phy-names, appropriate
32
-
phys are required.
33
-
- phy-names: Must be "pcie-phy".
34
-
35
-
Required sub-node:
36
-
- legacy-interrupt-controller: Specifies interrupt controller for legacy PCI
37
-
interrupts.
38
-
39
-
Required properties for legacy-interrupt-controller:
40
-
- interrupt-controller: identifies the node as an interrupt controller.
41
-
- #interrupt-cells: specifies the number of cells needed to encode an
42
-
interrupt source. The value must be 1.
43
-
- interrupt-parent: Phandle to the parent interrupt controller.
44
-
- interrupts: An interrupt specifier for legacy interrupt.
45
-
46
-
Example:
47
-
48
-
pcie: pcie@66000000 {
49
-
compatible = "socionext,uniphier-pcie", "snps,dw-pcie";
50
-
status = "disabled";
51
-
reg-names = "dbi", "link", "config";
52
-
reg = <0x66000000 0x1000>, <0x66010000 0x10000>,
53
-
<0x2fff0000 0x10000>;
54
-
#address-cells = <3>;
55
-
#size-cells = <2>;
56
-
clocks = <&sys_clk 24>;
57
-
resets = <&sys_rst 24>;
58
-
num-lanes = <1>;
59
-
num-viewport = <1>;
60
-
bus-range = <0x0 0xff>;
61
-
device_type = "pci";
62
-
ranges =
63
-
/* downstream I/O */
64
-
<0x81000000 0 0x00000000 0x2ffe0000 0 0x00010000
65
-
/* non-prefetchable memory */
66
-
0x82000000 0 0x00000000 0x20000000 0 0x0ffe0000>;
67
-
#interrupt-cells = <1>;
68
-
interrupt-names = "dma", "msi";
69
-
interrupts = <0 224 4>, <0 225 4>;
70
-
interrupt-map-mask = <0 0 0 7>;
71
-
interrupt-map = <0 0 0 1 &pcie_intc 0>, /* INTA */
72
-
<0 0 0 2 &pcie_intc 1>, /* INTB */
73
-
<0 0 0 3 &pcie_intc 2>, /* INTC */
74
-
<0 0 0 4 &pcie_intc 3>; /* INTD */
75
-
76
-
pcie_intc: legacy-interrupt-controller {
77
-
interrupt-controller;
78
-
#interrupt-cells = <1>;
79
-
interrupt-parent = <&gic>;
80
-
interrupts = <0 226 4>;
81
-
};
82
-
};
+1
-1
MAINTAINERS
+1
-1
MAINTAINERS
···
15357
15357
M: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
15358
15358
L: linux-pci@vger.kernel.org
15359
15359
S: Maintained
15360
-
F: Documentation/devicetree/bindings/pci/uniphier-pcie*
15360
+
F: Documentation/devicetree/bindings/pci/socionext,uniphier-pcie*
15361
15361
F: drivers/pci/controller/dwc/pcie-uniphier*
15362
15362
15363
15363
PCIE DRIVER FOR ST SPEAR13XX