Control intel backlight on FreeBSD (and OpenBSD)
openbsd
update intel_chipset.h from intel-gpu-tools
+106
-5
+106
-5
intel_chipset.h
+106
-5
intel_chipset.h
···
28
28
#ifndef _INTEL_CHIPSET_H
29
29
#define _INTEL_CHIPSET_H
30
30
31
+
/* Exclude chipset #defines, they just add noise */
32
+
#ifndef __GTK_DOC_IGNORE__
33
+
31
34
#define PCI_CHIP_I810 0x7121
32
35
#define PCI_CHIP_I810_DC100 0x7123
33
36
#define PCI_CHIP_I810_E 0x7125
···
35
38
36
39
#define PCI_CHIP_I830_M 0x3577
37
40
#define PCI_CHIP_845_G 0x2562
41
+
#define PCI_CHIP_I854_G 0x358e
38
42
#define PCI_CHIP_I855_GM 0x3582
39
43
#define PCI_CHIP_I865_G 0x2572
40
44
···
148
152
#define PCI_CHIP_HASWELL_CRW_E_GT1 0x0D0E /* Reserved */
149
153
#define PCI_CHIP_HASWELL_CRW_E_GT2 0x0D1E
150
154
#define PCI_CHIP_HASWELL_CRW_E_GT3 0x0D2E
155
+
#define BDW_SPARE 0x2
156
+
#define BDW_ULT 0x6
157
+
#define BDW_HALO 0xb
158
+
#define BDW_SERVER 0xa
159
+
#define BDW_WORKSTATION 0xd
160
+
#define BDW_ULX 0xe
151
161
152
162
#define PCI_CHIP_VALLEYVIEW_PO 0x0f30 /* VLV PO board */
153
163
#define PCI_CHIP_VALLEYVIEW_1 0x0f31
154
164
#define PCI_CHIP_VALLEYVIEW_2 0x0f32
155
165
#define PCI_CHIP_VALLEYVIEW_3 0x0f33
156
166
167
+
#define PCI_CHIP_CHERRYVIEW_0 0x22b0
168
+
#define PCI_CHIP_CHERRYVIEW_1 0x22b1
169
+
#define PCI_CHIP_CHERRYVIEW_2 0x22b2
170
+
#define PCI_CHIP_CHERRYVIEW_3 0x22b3
171
+
172
+
#define PCI_CHIP_SKYLAKE_ULT_GT2 0x1916
173
+
#define PCI_CHIP_SKYLAKE_ULT_GT1 0x1906
174
+
#define PCI_CHIP_SKYLAKE_ULT_GT3 0x1926
175
+
#define PCI_CHIP_SKYLAKE_ULT_GT2F 0x1921
176
+
#define PCI_CHIP_SKYLAKE_ULX_GT1 0x190E
177
+
#define PCI_CHIP_SKYLAKE_ULX_GT2 0x191E
178
+
#define PCI_CHIP_SKYLAKE_DT_GT2 0x1912
179
+
#define PCI_CHIP_SKYLAKE_DT_GT1 0x1902
180
+
#define PCI_CHIP_SKYLAKE_HALO_GT2 0x191B
181
+
#define PCI_CHIP_SKYLAKE_HALO_GT3 0x192B
182
+
#define PCI_CHIP_SKYLAKE_HALO_GT1 0x190B
183
+
#define PCI_CHIP_SKYLAKE_SRV_GT2 0x191A
184
+
#define PCI_CHIP_SKYLAKE_SRV_GT3 0x192A
185
+
#define PCI_CHIP_SKYLAKE_SRV_GT1 0x190A
186
+
#define PCI_CHIP_SKYLAKE_WKS_GT2 0x191D
187
+
188
+
#define PCI_CHIP_BROXTON_0 0x0A84
189
+
#define PCI_CHIP_BROXTON_1 0x1A84
190
+
#define PCI_CHIP_BROXTON_2 0x5A84
191
+
192
+
#endif /* __GTK_DOC_IGNORE__ */
193
+
157
194
#define IS_MOBILE(devid) ((devid) == PCI_CHIP_I855_GM || \
158
195
(devid) == PCI_CHIP_I915_GM || \
159
196
(devid) == PCI_CHIP_I945_GM || \
···
192
229
193
230
#define IS_GEN2(devid) ((devid) == PCI_CHIP_I830_M || \
194
231
(devid) == PCI_CHIP_845_G || \
232
+
(devid) == PCI_CHIP_I854_G || \
195
233
(devid) == PCI_CHIP_I855_GM || \
196
234
(devid) == PCI_CHIP_I865_G)
197
235
···
296
334
IS_HSW_GT2(devid) || \
297
335
IS_HSW_GT3(devid))
298
336
337
+
#define IS_BROADWELL(devid) ((((devid) & 0xff00) != 0x1600) ? 0 : \
338
+
((((devid) & 0x00f0) >> 4) > 3) ? 0 : \
339
+
(((devid) & 0x000f) == BDW_SPARE) ? 1 : \
340
+
(((devid) & 0x000f) == BDW_ULT) ? 1 : \
341
+
(((devid) & 0x000f) == BDW_HALO) ? 1 : \
342
+
(((devid) & 0x000f) == BDW_SERVER) ? 1 : \
343
+
(((devid) & 0x000f) == BDW_WORKSTATION) ? 1 : \
344
+
(((devid) & 0x000f) == BDW_ULX) ? 1 : 0)
345
+
346
+
#define IS_CHERRYVIEW(devid) ((devid) == PCI_CHIP_CHERRYVIEW_0 || \
347
+
(devid) == PCI_CHIP_CHERRYVIEW_1 || \
348
+
(devid) == PCI_CHIP_CHERRYVIEW_2 || \
349
+
(devid) == PCI_CHIP_CHERRYVIEW_3)
350
+
351
+
#define IS_GEN8(devid) (IS_BROADWELL(devid) || \
352
+
IS_CHERRYVIEW(devid))
353
+
354
+
#define IS_SKL_GT1(devid) ((devid) == PCI_CHIP_SKYLAKE_ULT_GT1 || \
355
+
(devid) == PCI_CHIP_SKYLAKE_ULX_GT1 || \
356
+
(devid) == PCI_CHIP_SKYLAKE_DT_GT1 || \
357
+
(devid) == PCI_CHIP_SKYLAKE_HALO_GT1 || \
358
+
(devid) == PCI_CHIP_SKYLAKE_SRV_GT1)
359
+
360
+
#define IS_SKL_GT2(devid) ((devid) == PCI_CHIP_SKYLAKE_ULT_GT2 || \
361
+
(devid) == PCI_CHIP_SKYLAKE_ULT_GT2F || \
362
+
(devid) == PCI_CHIP_SKYLAKE_ULX_GT2 || \
363
+
(devid) == PCI_CHIP_SKYLAKE_DT_GT2 || \
364
+
(devid) == PCI_CHIP_SKYLAKE_HALO_GT2 || \
365
+
(devid) == PCI_CHIP_SKYLAKE_SRV_GT2 || \
366
+
(devid) == PCI_CHIP_SKYLAKE_WKS_GT2)
367
+
368
+
#define IS_SKL_GT3(devid) ((devid) == PCI_CHIP_SKYLAKE_ULT_GT3 || \
369
+
(devid) == PCI_CHIP_SKYLAKE_HALO_GT3 || \
370
+
(devid) == PCI_CHIP_SKYLAKE_SRV_GT3)
371
+
372
+
#define IS_SKYLAKE(devid) (IS_SKL_GT1(devid) || \
373
+
IS_SKL_GT2(devid) || \
374
+
IS_SKL_GT3(devid))
375
+
376
+
#define IS_BROXTON(devid) ((devid) == PCI_CHIP_BROXTON_0 || \
377
+
(devid) == PCI_CHIP_BROXTON_1 || \
378
+
(devid) == PCI_CHIP_BROXTON_2)
379
+
380
+
#define IS_GEN9(devid) (IS_SKYLAKE(devid) || IS_BROXTON(devid))
381
+
299
382
#define IS_965(devid) (IS_GEN4(devid) || \
300
383
IS_GEN5(devid) || \
301
384
IS_GEN6(devid) || \
302
-
IS_GEN7(devid))
385
+
IS_GEN7(devid) || \
386
+
IS_GEN8(devid) || \
387
+
IS_GEN9(devid))
388
+
389
+
#define IS_9XX(devid) (IS_GEN3(devid) || \
390
+
IS_GEN4(devid) || \
391
+
IS_GEN5(devid) || \
392
+
IS_GEN6(devid) || \
393
+
IS_GEN7(devid) || \
394
+
IS_GEN8(devid) || \
395
+
IS_GEN9(devid))
303
396
304
397
#define IS_INTEL(devid) (IS_GEN2(devid) || \
305
398
IS_GEN3(devid) || \
306
399
IS_GEN4(devid) || \
307
400
IS_GEN5(devid) || \
308
401
IS_GEN6(devid) || \
309
-
IS_GEN7(devid))
402
+
IS_GEN7(devid) || \
403
+
IS_GEN8(devid) || \
404
+
IS_GEN9(devid))
310
405
311
406
#define HAS_PCH_SPLIT(devid) (IS_GEN5(devid) || \
312
407
IS_GEN6(devid) || \
313
-
IS_IVYBRIDGE(devid) || IS_HASWELL(devid))
408
+
IS_IVYBRIDGE(devid) || IS_HASWELL(devid) || \
409
+
IS_BROADWELL(devid) || \
410
+
IS_SKYLAKE(devid))
314
411
315
412
#define HAS_BLT_RING(devid) (IS_GEN6(devid) || \
316
-
IS_GEN7(devid))
413
+
IS_GEN7(devid) || \
414
+
IS_GEN8(devid) || \
415
+
IS_GEN9(devid))
317
416
318
417
#define HAS_BSD_RING(devid) (IS_GEN5(devid) || \
319
418
IS_GEN6(devid) || \
320
-
IS_GEN7(devid))
419
+
IS_GEN7(devid) || \
420
+
IS_GEN8(devid) || \
421
+
IS_GEN9(devid))
321
422
322
423
#define IS_BROADWATER(devid) ((devid) == PCI_CHIP_I946_GZ || \
323
424
(devid) == PCI_CHIP_I965_G_1 || \