Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

drm/amdgpu: add MP 15.0.0 headers

Add headers for MP 15.0.0.

v2: squash in updates (Alex)

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

+1049
+423
drivers/gpu/drm/amd/include/asic_reg/mp/mp_15_0_0_offset.h
··· 1 + /* 2 + * Copyright (C) 2025 Advanced Micro Devices, Inc. 3 + * 4 + * Permission is hereby granted, free of charge, to any person obtaining a 5 + * copy of this software and associated documentation files (the "Software"), 6 + * to deal in the Software without restriction, including without limitation 7 + * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8 + * and/or sell copies of the Software, and to permit persons to whom the 9 + * Software is furnished to do so, subject to the following conditions: 10 + * 11 + * The above copyright notice and this permission notice shall be included 12 + * in all copies or substantial portions of the Software. 13 + * 14 + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS 15 + * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 + * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN 18 + * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 19 + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. 20 + */ 21 + #ifndef _mp_15_0_0_OFFSET_HEADER 22 + #define _mp_15_0_0_OFFSET_HEADER 23 + 24 + 25 + 26 + // addressBlock: mp_SmuMpASP_SmnDec 27 + // base address: 0x0 28 + #define regMPASP_SMN_C2PMSG_60 0x007c 29 + #define regMPASP_SMN_C2PMSG_60_BASE_IDX 0 30 + #define regMPASP_SMN_C2PMSG_61 0x007d 31 + #define regMPASP_SMN_C2PMSG_61_BASE_IDX 0 32 + #define regMPASP_SMN_C2PMSG_62 0x007e 33 + #define regMPASP_SMN_C2PMSG_62_BASE_IDX 0 34 + #define regMPASP_SMN_C2PMSG_63 0x007f 35 + #define regMPASP_SMN_C2PMSG_63_BASE_IDX 0 36 + #define regMPASP_SMN_C2PMSG_64 0x0080 37 + #define regMPASP_SMN_C2PMSG_64_BASE_IDX 0 38 + #define regMPASP_SMN_C2PMSG_65 0x0081 39 + #define regMPASP_SMN_C2PMSG_65_BASE_IDX 0 40 + #define regMPASP_SMN_C2PMSG_66 0x0082 41 + #define regMPASP_SMN_C2PMSG_66_BASE_IDX 0 42 + #define regMPASP_SMN_C2PMSG_67 0x0083 43 + #define regMPASP_SMN_C2PMSG_67_BASE_IDX 0 44 + #define regMPASP_SMN_C2PMSG_68 0x0084 45 + #define regMPASP_SMN_C2PMSG_68_BASE_IDX 0 46 + #define regMPASP_SMN_C2PMSG_69 0x0085 47 + #define regMPASP_SMN_C2PMSG_69_BASE_IDX 0 48 + #define regMPASP_SMN_C2PMSG_70 0x0086 49 + #define regMPASP_SMN_C2PMSG_70_BASE_IDX 0 50 + #define regMPASP_SMN_C2PMSG_71 0x0087 51 + #define regMPASP_SMN_C2PMSG_71_BASE_IDX 0 52 + #define regMPASP_SMN_C2PMSG_72 0x0088 53 + #define regMPASP_SMN_C2PMSG_72_BASE_IDX 0 54 + #define regMPASP_SMN_C2PMSG_73 0x0089 55 + #define regMPASP_SMN_C2PMSG_73_BASE_IDX 0 56 + #define regMPASP_SMN_C2PMSG_74 0x008a 57 + #define regMPASP_SMN_C2PMSG_74_BASE_IDX 0 58 + #define regMPASP_SMN_C2PMSG_75 0x008b 59 + #define regMPASP_SMN_C2PMSG_75_BASE_IDX 0 60 + #define regMPASP_SMN_C2PMSG_76 0x008c 61 + #define regMPASP_SMN_C2PMSG_76_BASE_IDX 0 62 + #define regMPASP_SMN_C2PMSG_77 0x008d 63 + #define regMPASP_SMN_C2PMSG_77_BASE_IDX 0 64 + #define regMPASP_SMN_C2PMSG_78 0x008e 65 + #define regMPASP_SMN_C2PMSG_78_BASE_IDX 0 66 + #define regMPASP_SMN_C2PMSG_79 0x008f 67 + #define regMPASP_SMN_C2PMSG_79_BASE_IDX 0 68 + #define regMPASP_SMN_C2PMSG_100 0x00a4 69 + #define regMPASP_SMN_C2PMSG_100_BASE_IDX 0 70 + #define regMPASP_SMN_C2PMSG_101 0x00a5 71 + #define regMPASP_SMN_C2PMSG_101_BASE_IDX 0 72 + #define regMPASP_SMN_C2PMSG_102 0x00a6 73 + #define regMPASP_SMN_C2PMSG_102_BASE_IDX 0 74 + #define regMPASP_SMN_C2PMSG_103 0x00a7 75 + #define regMPASP_SMN_C2PMSG_103_BASE_IDX 0 76 + #define regMPASP_SMN_C2PMSG_109 0x00ad 77 + #define regMPASP_SMN_C2PMSG_109_BASE_IDX 0 78 + #define regMPASP_SMN_IH_CREDIT 0x0140 79 + #define regMPASP_SMN_IH_CREDIT_BASE_IDX 0 80 + #define regMPASP_SMN_IH_SW_INT 0x0141 81 + #define regMPASP_SMN_IH_SW_INT_BASE_IDX 0 82 + #define regMPASP_SMN_IH_SW_INT_CTRL 0x0142 83 + #define regMPASP_SMN_IH_SW_INT_CTRL_BASE_IDX 0 84 + 85 + 86 + // addressBlock: mp_SmuMp1_SmnDec 87 + // base address: 0x0 88 + #define regMP1_SMN_C2PMSG_0 0x0040 89 + #define regMP1_SMN_C2PMSG_0_BASE_IDX 1 90 + #define regMP1_SMN_C2PMSG_1 0x0041 91 + #define regMP1_SMN_C2PMSG_1_BASE_IDX 1 92 + #define regMP1_SMN_C2PMSG_2 0x0042 93 + #define regMP1_SMN_C2PMSG_2_BASE_IDX 1 94 + #define regMP1_SMN_C2PMSG_3 0x0043 95 + #define regMP1_SMN_C2PMSG_3_BASE_IDX 1 96 + #define regMP1_SMN_C2PMSG_4 0x0044 97 + #define regMP1_SMN_C2PMSG_4_BASE_IDX 1 98 + #define regMP1_SMN_C2PMSG_5 0x0045 99 + #define regMP1_SMN_C2PMSG_5_BASE_IDX 1 100 + #define regMP1_SMN_C2PMSG_6 0x0046 101 + #define regMP1_SMN_C2PMSG_6_BASE_IDX 1 102 + #define regMP1_SMN_C2PMSG_7 0x0047 103 + #define regMP1_SMN_C2PMSG_7_BASE_IDX 1 104 + #define regMP1_SMN_C2PMSG_8 0x0048 105 + #define regMP1_SMN_C2PMSG_8_BASE_IDX 1 106 + #define regMP1_SMN_C2PMSG_9 0x0049 107 + #define regMP1_SMN_C2PMSG_9_BASE_IDX 1 108 + #define regMP1_SMN_C2PMSG_10 0x004a 109 + #define regMP1_SMN_C2PMSG_10_BASE_IDX 1 110 + #define regMP1_SMN_C2PMSG_11 0x004b 111 + #define regMP1_SMN_C2PMSG_11_BASE_IDX 1 112 + #define regMP1_SMN_C2PMSG_12 0x004c 113 + #define regMP1_SMN_C2PMSG_12_BASE_IDX 1 114 + #define regMP1_SMN_C2PMSG_13 0x004d 115 + #define regMP1_SMN_C2PMSG_13_BASE_IDX 1 116 + #define regMP1_SMN_C2PMSG_14 0x004e 117 + #define regMP1_SMN_C2PMSG_14_BASE_IDX 1 118 + #define regMP1_SMN_C2PMSG_15 0x004f 119 + #define regMP1_SMN_C2PMSG_15_BASE_IDX 1 120 + #define regMP1_SMN_C2PMSG_16 0x0050 121 + #define regMP1_SMN_C2PMSG_16_BASE_IDX 1 122 + #define regMP1_SMN_C2PMSG_17 0x0051 123 + #define regMP1_SMN_C2PMSG_17_BASE_IDX 1 124 + #define regMP1_SMN_C2PMSG_18 0x0052 125 + #define regMP1_SMN_C2PMSG_18_BASE_IDX 1 126 + #define regMP1_SMN_C2PMSG_19 0x0053 127 + #define regMP1_SMN_C2PMSG_19_BASE_IDX 1 128 + #define regMP1_SMN_C2PMSG_20 0x0054 129 + #define regMP1_SMN_C2PMSG_20_BASE_IDX 1 130 + #define regMP1_SMN_C2PMSG_21 0x0055 131 + #define regMP1_SMN_C2PMSG_21_BASE_IDX 1 132 + #define regMP1_SMN_C2PMSG_22 0x0056 133 + #define regMP1_SMN_C2PMSG_22_BASE_IDX 1 134 + #define regMP1_SMN_C2PMSG_23 0x0057 135 + #define regMP1_SMN_C2PMSG_23_BASE_IDX 1 136 + #define regMP1_SMN_C2PMSG_24 0x0058 137 + #define regMP1_SMN_C2PMSG_24_BASE_IDX 1 138 + #define regMP1_SMN_C2PMSG_25 0x0059 139 + #define regMP1_SMN_C2PMSG_25_BASE_IDX 1 140 + #define regMP1_SMN_C2PMSG_26 0x005a 141 + #define regMP1_SMN_C2PMSG_26_BASE_IDX 1 142 + #define regMP1_SMN_C2PMSG_27 0x005b 143 + #define regMP1_SMN_C2PMSG_27_BASE_IDX 1 144 + #define regMP1_SMN_C2PMSG_28 0x005c 145 + #define regMP1_SMN_C2PMSG_28_BASE_IDX 1 146 + #define regMP1_SMN_C2PMSG_29 0x005d 147 + #define regMP1_SMN_C2PMSG_29_BASE_IDX 1 148 + #define regMP1_SMN_C2PMSG_30 0x005e 149 + #define regMP1_SMN_C2PMSG_30_BASE_IDX 1 150 + #define regMP1_SMN_C2PMSG_31 0x005f 151 + #define regMP1_SMN_C2PMSG_31_BASE_IDX 1 152 + #define regMP1_SMN_C2PMSG_32 0x0060 153 + #define regMP1_SMN_C2PMSG_32_BASE_IDX 1 154 + #define regMP1_SMN_C2PMSG_33 0x0061 155 + #define regMP1_SMN_C2PMSG_33_BASE_IDX 1 156 + #define regMP1_SMN_C2PMSG_34 0x0062 157 + #define regMP1_SMN_C2PMSG_34_BASE_IDX 1 158 + #define regMP1_SMN_C2PMSG_35 0x0063 159 + #define regMP1_SMN_C2PMSG_35_BASE_IDX 1 160 + #define regMP1_SMN_C2PMSG_36 0x0064 161 + #define regMP1_SMN_C2PMSG_36_BASE_IDX 1 162 + #define regMP1_SMN_C2PMSG_37 0x0065 163 + #define regMP1_SMN_C2PMSG_37_BASE_IDX 1 164 + #define regMP1_SMN_C2PMSG_38 0x0066 165 + #define regMP1_SMN_C2PMSG_38_BASE_IDX 1 166 + #define regMP1_SMN_C2PMSG_39 0x0067 167 + #define regMP1_SMN_C2PMSG_39_BASE_IDX 1 168 + #define regMP1_SMN_C2PMSG_40 0x0068 169 + #define regMP1_SMN_C2PMSG_40_BASE_IDX 1 170 + #define regMP1_SMN_C2PMSG_41 0x0069 171 + #define regMP1_SMN_C2PMSG_41_BASE_IDX 1 172 + #define regMP1_SMN_C2PMSG_42 0x006a 173 + #define regMP1_SMN_C2PMSG_42_BASE_IDX 1 174 + #define regMP1_SMN_C2PMSG_43 0x006b 175 + #define regMP1_SMN_C2PMSG_43_BASE_IDX 1 176 + #define regMP1_SMN_C2PMSG_44 0x006c 177 + #define regMP1_SMN_C2PMSG_44_BASE_IDX 1 178 + #define regMP1_SMN_C2PMSG_45 0x006d 179 + #define regMP1_SMN_C2PMSG_45_BASE_IDX 1 180 + #define regMP1_SMN_C2PMSG_46 0x006e 181 + #define regMP1_SMN_C2PMSG_46_BASE_IDX 1 182 + #define regMP1_SMN_C2PMSG_47 0x006f 183 + #define regMP1_SMN_C2PMSG_47_BASE_IDX 1 184 + #define regMP1_SMN_C2PMSG_48 0x0070 185 + #define regMP1_SMN_C2PMSG_48_BASE_IDX 1 186 + #define regMP1_SMN_C2PMSG_49 0x0071 187 + #define regMP1_SMN_C2PMSG_49_BASE_IDX 1 188 + #define regMP1_SMN_C2PMSG_50 0x0072 189 + #define regMP1_SMN_C2PMSG_50_BASE_IDX 1 190 + #define regMP1_SMN_C2PMSG_51 0x0073 191 + #define regMP1_SMN_C2PMSG_51_BASE_IDX 1 192 + #define regMP1_SMN_C2PMSG_52 0x0074 193 + #define regMP1_SMN_C2PMSG_52_BASE_IDX 1 194 + #define regMP1_SMN_C2PMSG_53 0x0075 195 + #define regMP1_SMN_C2PMSG_53_BASE_IDX 1 196 + #define regMP1_SMN_C2PMSG_54 0x0076 197 + #define regMP1_SMN_C2PMSG_54_BASE_IDX 1 198 + #define regMP1_SMN_C2PMSG_55 0x0077 199 + #define regMP1_SMN_C2PMSG_55_BASE_IDX 1 200 + #define regMP1_SMN_C2PMSG_56 0x0078 201 + #define regMP1_SMN_C2PMSG_56_BASE_IDX 1 202 + #define regMP1_SMN_C2PMSG_57 0x0079 203 + #define regMP1_SMN_C2PMSG_57_BASE_IDX 1 204 + #define regMP1_SMN_C2PMSG_58 0x007a 205 + #define regMP1_SMN_C2PMSG_58_BASE_IDX 1 206 + #define regMP1_SMN_C2PMSG_59 0x007b 207 + #define regMP1_SMN_C2PMSG_59_BASE_IDX 1 208 + #define regMP1_SMN_C2PMSG_60 0x007c 209 + #define regMP1_SMN_C2PMSG_60_BASE_IDX 1 210 + #define regMP1_SMN_C2PMSG_61 0x007d 211 + #define regMP1_SMN_C2PMSG_61_BASE_IDX 1 212 + #define regMP1_SMN_C2PMSG_62 0x007e 213 + #define regMP1_SMN_C2PMSG_62_BASE_IDX 1 214 + #define regMP1_SMN_C2PMSG_63 0x007f 215 + #define regMP1_SMN_C2PMSG_63_BASE_IDX 1 216 + #define regMP1_SMN_C2PMSG_64 0x0080 217 + #define regMP1_SMN_C2PMSG_64_BASE_IDX 1 218 + #define regMP1_SMN_C2PMSG_65 0x0081 219 + #define regMP1_SMN_C2PMSG_65_BASE_IDX 1 220 + #define regMP1_SMN_C2PMSG_66 0x0082 221 + #define regMP1_SMN_C2PMSG_66_BASE_IDX 1 222 + #define regMP1_SMN_C2PMSG_67 0x0083 223 + #define regMP1_SMN_C2PMSG_67_BASE_IDX 1 224 + #define regMP1_SMN_C2PMSG_68 0x0084 225 + #define regMP1_SMN_C2PMSG_68_BASE_IDX 1 226 + #define regMP1_SMN_C2PMSG_69 0x0085 227 + #define regMP1_SMN_C2PMSG_69_BASE_IDX 1 228 + #define regMP1_SMN_C2PMSG_70 0x0086 229 + #define regMP1_SMN_C2PMSG_70_BASE_IDX 1 230 + #define regMP1_SMN_C2PMSG_71 0x0087 231 + #define regMP1_SMN_C2PMSG_71_BASE_IDX 1 232 + #define regMP1_SMN_C2PMSG_72 0x0088 233 + #define regMP1_SMN_C2PMSG_72_BASE_IDX 1 234 + #define regMP1_SMN_C2PMSG_73 0x0089 235 + #define regMP1_SMN_C2PMSG_73_BASE_IDX 1 236 + #define regMP1_SMN_C2PMSG_74 0x008a 237 + #define regMP1_SMN_C2PMSG_74_BASE_IDX 1 238 + #define regMP1_SMN_C2PMSG_75 0x008b 239 + #define regMP1_SMN_C2PMSG_75_BASE_IDX 1 240 + #define regMP1_SMN_C2PMSG_76 0x008c 241 + #define regMP1_SMN_C2PMSG_76_BASE_IDX 1 242 + #define regMP1_SMN_C2PMSG_77 0x008d 243 + #define regMP1_SMN_C2PMSG_77_BASE_IDX 1 244 + #define regMP1_SMN_C2PMSG_78 0x008e 245 + #define regMP1_SMN_C2PMSG_78_BASE_IDX 1 246 + #define regMP1_SMN_C2PMSG_79 0x008f 247 + #define regMP1_SMN_C2PMSG_79_BASE_IDX 1 248 + #define regMP1_SMN_C2PMSG_80 0x0090 249 + #define regMP1_SMN_C2PMSG_80_BASE_IDX 1 250 + #define regMP1_SMN_C2PMSG_81 0x0091 251 + #define regMP1_SMN_C2PMSG_81_BASE_IDX 1 252 + #define regMP1_SMN_C2PMSG_82 0x0092 253 + #define regMP1_SMN_C2PMSG_82_BASE_IDX 1 254 + #define regMP1_SMN_C2PMSG_83 0x0093 255 + #define regMP1_SMN_C2PMSG_83_BASE_IDX 1 256 + #define regMP1_SMN_C2PMSG_84 0x0094 257 + #define regMP1_SMN_C2PMSG_84_BASE_IDX 1 258 + #define regMP1_SMN_C2PMSG_85 0x0095 259 + #define regMP1_SMN_C2PMSG_85_BASE_IDX 1 260 + #define regMP1_SMN_C2PMSG_86 0x0096 261 + #define regMP1_SMN_C2PMSG_86_BASE_IDX 1 262 + #define regMP1_SMN_C2PMSG_87 0x0097 263 + #define regMP1_SMN_C2PMSG_87_BASE_IDX 1 264 + #define regMP1_SMN_C2PMSG_88 0x0098 265 + #define regMP1_SMN_C2PMSG_88_BASE_IDX 1 266 + #define regMP1_SMN_C2PMSG_89 0x0099 267 + #define regMP1_SMN_C2PMSG_89_BASE_IDX 1 268 + #define regMP1_SMN_C2PMSG_90 0x009a 269 + #define regMP1_SMN_C2PMSG_90_BASE_IDX 1 270 + #define regMP1_SMN_C2PMSG_91 0x009b 271 + #define regMP1_SMN_C2PMSG_91_BASE_IDX 1 272 + #define regMP1_SMN_C2PMSG_92 0x009c 273 + #define regMP1_SMN_C2PMSG_92_BASE_IDX 1 274 + #define regMP1_SMN_C2PMSG_93 0x009d 275 + #define regMP1_SMN_C2PMSG_93_BASE_IDX 1 276 + #define regMP1_SMN_C2PMSG_94 0x009e 277 + #define regMP1_SMN_C2PMSG_94_BASE_IDX 1 278 + #define regMP1_SMN_C2PMSG_95 0x009f 279 + #define regMP1_SMN_C2PMSG_95_BASE_IDX 1 280 + #define regMP1_SMN_C2PMSG_96 0x00a0 281 + #define regMP1_SMN_C2PMSG_96_BASE_IDX 1 282 + #define regMP1_SMN_C2PMSG_97 0x00a1 283 + #define regMP1_SMN_C2PMSG_97_BASE_IDX 1 284 + #define regMP1_SMN_C2PMSG_98 0x00a2 285 + #define regMP1_SMN_C2PMSG_98_BASE_IDX 1 286 + #define regMP1_SMN_C2PMSG_99 0x00a3 287 + #define regMP1_SMN_C2PMSG_99_BASE_IDX 1 288 + #define regMP1_SMN_C2PMSG_100 0x00a4 289 + #define regMP1_SMN_C2PMSG_100_BASE_IDX 1 290 + #define regMP1_SMN_C2PMSG_101 0x00a5 291 + #define regMP1_SMN_C2PMSG_101_BASE_IDX 1 292 + #define regMP1_SMN_C2PMSG_102 0x00a6 293 + #define regMP1_SMN_C2PMSG_102_BASE_IDX 1 294 + #define regMP1_SMN_C2PMSG_103 0x00a7 295 + #define regMP1_SMN_C2PMSG_103_BASE_IDX 1 296 + #define regMP1_SMN_C2PMSG_104 0x00a8 297 + #define regMP1_SMN_C2PMSG_104_BASE_IDX 1 298 + #define regMP1_SMN_C2PMSG_105 0x00a9 299 + #define regMP1_SMN_C2PMSG_105_BASE_IDX 1 300 + #define regMP1_SMN_C2PMSG_106 0x00aa 301 + #define regMP1_SMN_C2PMSG_106_BASE_IDX 1 302 + #define regMP1_SMN_C2PMSG_107 0x00ab 303 + #define regMP1_SMN_C2PMSG_107_BASE_IDX 1 304 + #define regMP1_SMN_C2PMSG_108 0x00ac 305 + #define regMP1_SMN_C2PMSG_108_BASE_IDX 1 306 + #define regMP1_SMN_C2PMSG_109 0x00ad 307 + #define regMP1_SMN_C2PMSG_109_BASE_IDX 1 308 + #define regMP1_SMN_C2PMSG_110 0x00ae 309 + #define regMP1_SMN_C2PMSG_110_BASE_IDX 1 310 + #define regMP1_SMN_C2PMSG_111 0x00af 311 + #define regMP1_SMN_C2PMSG_111_BASE_IDX 1 312 + #define regMP1_SMN_C2PMSG_112 0x00b0 313 + #define regMP1_SMN_C2PMSG_112_BASE_IDX 1 314 + #define regMP1_SMN_C2PMSG_113 0x00b1 315 + #define regMP1_SMN_C2PMSG_113_BASE_IDX 1 316 + #define regMP1_SMN_C2PMSG_114 0x00b2 317 + #define regMP1_SMN_C2PMSG_114_BASE_IDX 1 318 + #define regMP1_SMN_C2PMSG_115 0x00b3 319 + #define regMP1_SMN_C2PMSG_115_BASE_IDX 1 320 + #define regMP1_SMN_C2PMSG_116 0x00b4 321 + #define regMP1_SMN_C2PMSG_116_BASE_IDX 1 322 + #define regMP1_SMN_C2PMSG_117 0x00b5 323 + #define regMP1_SMN_C2PMSG_117_BASE_IDX 1 324 + #define regMP1_SMN_C2PMSG_118 0x00b6 325 + #define regMP1_SMN_C2PMSG_118_BASE_IDX 1 326 + #define regMP1_SMN_C2PMSG_119 0x00b7 327 + #define regMP1_SMN_C2PMSG_119_BASE_IDX 1 328 + #define regMP1_SMN_C2PMSG_120 0x00b8 329 + #define regMP1_SMN_C2PMSG_120_BASE_IDX 1 330 + #define regMP1_SMN_C2PMSG_121 0x00b9 331 + #define regMP1_SMN_C2PMSG_121_BASE_IDX 1 332 + #define regMP1_SMN_C2PMSG_122 0x00ba 333 + #define regMP1_SMN_C2PMSG_122_BASE_IDX 1 334 + #define regMP1_SMN_C2PMSG_123 0x00bb 335 + #define regMP1_SMN_C2PMSG_123_BASE_IDX 1 336 + #define regMP1_SMN_C2PMSG_124 0x00bc 337 + #define regMP1_SMN_C2PMSG_124_BASE_IDX 1 338 + #define regMP1_SMN_C2PMSG_125 0x00bd 339 + #define regMP1_SMN_C2PMSG_125_BASE_IDX 1 340 + #define regMP1_SMN_C2PMSG_126 0x00be 341 + #define regMP1_SMN_C2PMSG_126_BASE_IDX 1 342 + #define regMP1_SMN_C2PMSG_127 0x00bf 343 + #define regMP1_SMN_C2PMSG_127_BASE_IDX 1 344 + #define regMP1_SMN_IH_CREDIT 0x0140 345 + #define regMP1_SMN_IH_CREDIT_BASE_IDX 1 346 + #define regMP1_SMN_IH_SW_INT 0x0141 347 + #define regMP1_SMN_IH_SW_INT_BASE_IDX 1 348 + #define regMP1_SMN_IH_SW_INT_CTRL 0x0142 349 + #define regMP1_SMN_IH_SW_INT_CTRL_BASE_IDX 1 350 + #define regMP1_SMN_FPS_CNT 0x0143 351 + #define regMP1_SMN_FPS_CNT_BASE_IDX 1 352 + #define regMP1_SMN_EXT_SCRATCH0 0x01c0 353 + #define regMP1_SMN_EXT_SCRATCH0_BASE_IDX 1 354 + #define regMP1_SMN_EXT_SCRATCH1 0x01c1 355 + #define regMP1_SMN_EXT_SCRATCH1_BASE_IDX 1 356 + #define regMP1_SMN_EXT_SCRATCH2 0x01c2 357 + #define regMP1_SMN_EXT_SCRATCH2_BASE_IDX 1 358 + #define regMP1_SMN_EXT_SCRATCH3 0x01c3 359 + #define regMP1_SMN_EXT_SCRATCH3_BASE_IDX 1 360 + #define regMP1_SMN_EXT_SCRATCH4 0x01c4 361 + #define regMP1_SMN_EXT_SCRATCH4_BASE_IDX 1 362 + #define regMP1_SMN_EXT_SCRATCH5 0x01c5 363 + #define regMP1_SMN_EXT_SCRATCH5_BASE_IDX 1 364 + #define regMP1_SMN_EXT_SCRATCH6 0x01c6 365 + #define regMP1_SMN_EXT_SCRATCH6_BASE_IDX 1 366 + #define regMP1_SMN_EXT_SCRATCH7 0x01c7 367 + #define regMP1_SMN_EXT_SCRATCH7_BASE_IDX 1 368 + #define regMP1_SMN_EXT_SCRATCH8 0x01c8 369 + #define regMP1_SMN_EXT_SCRATCH8_BASE_IDX 1 370 + #define regMP1_SMN_EXT_SCRATCH9 0x01c9 371 + #define regMP1_SMN_EXT_SCRATCH9_BASE_IDX 1 372 + #define regMP1_SMN_EXT_SCRATCH10 0x01ca 373 + #define regMP1_SMN_EXT_SCRATCH10_BASE_IDX 1 374 + #define regMP1_SMN_EXT_SCRATCH11 0x01cb 375 + #define regMP1_SMN_EXT_SCRATCH11_BASE_IDX 1 376 + #define regMP1_SMN_EXT_SCRATCH12 0x01cc 377 + #define regMP1_SMN_EXT_SCRATCH12_BASE_IDX 1 378 + #define regMP1_SMN_EXT_SCRATCH13 0x01cd 379 + #define regMP1_SMN_EXT_SCRATCH13_BASE_IDX 1 380 + #define regMP1_SMN_EXT_SCRATCH14 0x01ce 381 + #define regMP1_SMN_EXT_SCRATCH14_BASE_IDX 1 382 + #define regMP1_SMN_EXT_SCRATCH15 0x01cf 383 + #define regMP1_SMN_EXT_SCRATCH15_BASE_IDX 1 384 + #define regMP1_SMN_EXT_SCRATCH16 0x01d0 385 + #define regMP1_SMN_EXT_SCRATCH16_BASE_IDX 1 386 + #define regMP1_SMN_EXT_SCRATCH17 0x01d1 387 + #define regMP1_SMN_EXT_SCRATCH17_BASE_IDX 1 388 + #define regMP1_SMN_EXT_SCRATCH18 0x01d2 389 + #define regMP1_SMN_EXT_SCRATCH18_BASE_IDX 1 390 + #define regMP1_SMN_EXT_SCRATCH19 0x01d3 391 + #define regMP1_SMN_EXT_SCRATCH19_BASE_IDX 1 392 + #define regMP1_SMN_EXT_SCRATCH20 0x01d4 393 + #define regMP1_SMN_EXT_SCRATCH20_BASE_IDX 1 394 + #define regMP1_SMN_EXT_SCRATCH21 0x01d5 395 + #define regMP1_SMN_EXT_SCRATCH21_BASE_IDX 1 396 + #define regMP1_SMN_EXT_SCRATCH22 0x01d6 397 + #define regMP1_SMN_EXT_SCRATCH22_BASE_IDX 1 398 + #define regMP1_SMN_EXT_SCRATCH23 0x01d7 399 + #define regMP1_SMN_EXT_SCRATCH23_BASE_IDX 1 400 + #define regMP1_SMN_EXT_SCRATCH24 0x01d8 401 + #define regMP1_SMN_EXT_SCRATCH24_BASE_IDX 1 402 + #define regMP1_SMN_EXT_SCRATCH25 0x01d9 403 + #define regMP1_SMN_EXT_SCRATCH25_BASE_IDX 1 404 + #define regMP1_SMN_EXT_SCRATCH26 0x01da 405 + #define regMP1_SMN_EXT_SCRATCH26_BASE_IDX 1 406 + #define regMP1_SMN_EXT_SCRATCH27 0x01db 407 + #define regMP1_SMN_EXT_SCRATCH27_BASE_IDX 1 408 + #define regMP1_SMN_EXT_SCRATCH28 0x01dc 409 + #define regMP1_SMN_EXT_SCRATCH28_BASE_IDX 1 410 + #define regMP1_SMN_EXT_SCRATCH29 0x01dd 411 + #define regMP1_SMN_EXT_SCRATCH29_BASE_IDX 1 412 + #define regMP1_SMN_EXT_SCRATCH30 0x01de 413 + #define regMP1_SMN_EXT_SCRATCH30_BASE_IDX 1 414 + #define regMP1_SMN_EXT_SCRATCH31 0x01df 415 + #define regMP1_SMN_EXT_SCRATCH31_BASE_IDX 1 416 + 417 + 418 + // addressBlock: mp_SmuMp1Pub_CruDec 419 + // base address: 0x3b00000 420 + #define regMP1_CRU1_MP1_FIRMWARE_FLAGS 0x4009 421 + #define regMP1_CRU1_MP1_FIRMWARE_FLAGS_BASE_IDX 5 422 + 423 + #endif
+626
drivers/gpu/drm/amd/include/asic_reg/mp/mp_15_0_0_sh_mask.h
··· 1 + /* 2 + * Copyright (C) 2025 Advanced Micro Devices, Inc. 3 + * 4 + * Permission is hereby granted, free of charge, to any person obtaining a 5 + * copy of this software and associated documentation files (the "Software"), 6 + * to deal in the Software without restriction, including without limitation 7 + * the rights to use, copy, modify, merge, publish, distribute, sublicense, 8 + * and/or sell copies of the Software, and to permit persons to whom the 9 + * Software is furnished to do so, subject to the following conditions: 10 + * 11 + * The above copyright notice and this permission notice shall be included 12 + * in all copies or substantial portions of the Software. 13 + * 14 + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS 15 + * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 + * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN 18 + * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 19 + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. 20 + */ 21 + #ifndef _mp_15_0_0_SH_MASK_HEADER 22 + #define _mp_15_0_0_SH_MASK_HEADER 23 + 24 + 25 + // addressBlock: mp_SmuMpASP_SmnDec 26 + //MPASP_SMN_C2PMSG_60 27 + #define MPASP_SMN_C2PMSG_60__CONTENT__SHIFT 0x0 28 + #define MPASP_SMN_C2PMSG_60__CONTENT_MASK 0xFFFFFFFFL 29 + //MPASP_SMN_C2PMSG_61 30 + #define MPASP_SMN_C2PMSG_61__CONTENT__SHIFT 0x0 31 + #define MPASP_SMN_C2PMSG_61__CONTENT_MASK 0xFFFFFFFFL 32 + //MPASP_SMN_C2PMSG_62 33 + #define MPASP_SMN_C2PMSG_62__CONTENT__SHIFT 0x0 34 + #define MPASP_SMN_C2PMSG_62__CONTENT_MASK 0xFFFFFFFFL 35 + //MPASP_SMN_C2PMSG_63 36 + #define MPASP_SMN_C2PMSG_63__CONTENT__SHIFT 0x0 37 + #define MPASP_SMN_C2PMSG_63__CONTENT_MASK 0xFFFFFFFFL 38 + //MPASP_SMN_C2PMSG_64 39 + #define MPASP_SMN_C2PMSG_64__CONTENT__SHIFT 0x0 40 + #define MPASP_SMN_C2PMSG_64__CONTENT_MASK 0xFFFFFFFFL 41 + //MPASP_SMN_C2PMSG_65 42 + #define MPASP_SMN_C2PMSG_65__CONTENT__SHIFT 0x0 43 + #define MPASP_SMN_C2PMSG_65__CONTENT_MASK 0xFFFFFFFFL 44 + //MPASP_SMN_C2PMSG_66 45 + #define MPASP_SMN_C2PMSG_66__CONTENT__SHIFT 0x0 46 + #define MPASP_SMN_C2PMSG_66__CONTENT_MASK 0xFFFFFFFFL 47 + //MPASP_SMN_C2PMSG_67 48 + #define MPASP_SMN_C2PMSG_67__CONTENT__SHIFT 0x0 49 + #define MPASP_SMN_C2PMSG_67__CONTENT_MASK 0xFFFFFFFFL 50 + //MPASP_SMN_C2PMSG_68 51 + #define MPASP_SMN_C2PMSG_68__CONTENT__SHIFT 0x0 52 + #define MPASP_SMN_C2PMSG_68__CONTENT_MASK 0xFFFFFFFFL 53 + //MPASP_SMN_C2PMSG_69 54 + #define MPASP_SMN_C2PMSG_69__CONTENT__SHIFT 0x0 55 + #define MPASP_SMN_C2PMSG_69__CONTENT_MASK 0xFFFFFFFFL 56 + //MPASP_SMN_C2PMSG_70 57 + #define MPASP_SMN_C2PMSG_70__CONTENT__SHIFT 0x0 58 + #define MPASP_SMN_C2PMSG_70__CONTENT_MASK 0xFFFFFFFFL 59 + //MPASP_SMN_C2PMSG_71 60 + #define MPASP_SMN_C2PMSG_71__CONTENT__SHIFT 0x0 61 + #define MPASP_SMN_C2PMSG_71__CONTENT_MASK 0xFFFFFFFFL 62 + //MPASP_SMN_C2PMSG_72 63 + #define MPASP_SMN_C2PMSG_72__CONTENT__SHIFT 0x0 64 + #define MPASP_SMN_C2PMSG_72__CONTENT_MASK 0xFFFFFFFFL 65 + //MPASP_SMN_C2PMSG_73 66 + #define MPASP_SMN_C2PMSG_73__CONTENT__SHIFT 0x0 67 + #define MPASP_SMN_C2PMSG_73__CONTENT_MASK 0xFFFFFFFFL 68 + //MPASP_SMN_C2PMSG_74 69 + #define MPASP_SMN_C2PMSG_74__CONTENT__SHIFT 0x0 70 + #define MPASP_SMN_C2PMSG_74__CONTENT_MASK 0xFFFFFFFFL 71 + //MPASP_SMN_C2PMSG_75 72 + #define MPASP_SMN_C2PMSG_75__CONTENT__SHIFT 0x0 73 + #define MPASP_SMN_C2PMSG_75__CONTENT_MASK 0xFFFFFFFFL 74 + //MPASP_SMN_C2PMSG_76 75 + #define MPASP_SMN_C2PMSG_76__CONTENT__SHIFT 0x0 76 + #define MPASP_SMN_C2PMSG_76__CONTENT_MASK 0xFFFFFFFFL 77 + //MPASP_SMN_C2PMSG_77 78 + #define MPASP_SMN_C2PMSG_77__CONTENT__SHIFT 0x0 79 + #define MPASP_SMN_C2PMSG_77__CONTENT_MASK 0xFFFFFFFFL 80 + //MPASP_SMN_C2PMSG_78 81 + #define MPASP_SMN_C2PMSG_78__CONTENT__SHIFT 0x0 82 + #define MPASP_SMN_C2PMSG_78__CONTENT_MASK 0xFFFFFFFFL 83 + //MPASP_SMN_C2PMSG_79 84 + #define MPASP_SMN_C2PMSG_79__CONTENT__SHIFT 0x0 85 + #define MPASP_SMN_C2PMSG_79__CONTENT_MASK 0xFFFFFFFFL 86 + //MPASP_SMN_C2PMSG_100 87 + #define MPASP_SMN_C2PMSG_100__CONTENT__SHIFT 0x0 88 + #define MPASP_SMN_C2PMSG_100__CONTENT_MASK 0xFFFFFFFFL 89 + //MPASP_SMN_C2PMSG_101 90 + #define MPASP_SMN_C2PMSG_101__CONTENT__SHIFT 0x0 91 + #define MPASP_SMN_C2PMSG_101__CONTENT_MASK 0xFFFFFFFFL 92 + //MPASP_SMN_C2PMSG_102 93 + #define MPASP_SMN_C2PMSG_102__CONTENT__SHIFT 0x0 94 + #define MPASP_SMN_C2PMSG_102__CONTENT_MASK 0xFFFFFFFFL 95 + //MPASP_SMN_C2PMSG_103 96 + #define MPASP_SMN_C2PMSG_103__CONTENT__SHIFT 0x0 97 + #define MPASP_SMN_C2PMSG_103__CONTENT_MASK 0xFFFFFFFFL 98 + //MPASP_SMN_C2PMSG_109 99 + #define MPASP_SMN_C2PMSG_109__CONTENT__SHIFT 0x0 100 + #define MPASP_SMN_C2PMSG_109__CONTENT_MASK 0xFFFFFFFFL 101 + //MPASP_SMN_IH_CREDIT 102 + #define MPASP_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT 0x0 103 + #define MPASP_SMN_IH_CREDIT__CLIENT_ID__SHIFT 0x10 104 + #define MPASP_SMN_IH_CREDIT__CREDIT_VALUE_MASK 0x00000003L 105 + #define MPASP_SMN_IH_CREDIT__CLIENT_ID_MASK 0x00FF0000L 106 + //MPASP_SMN_IH_SW_INT 107 + #define MPASP_SMN_IH_SW_INT__ID__SHIFT 0x0 108 + #define MPASP_SMN_IH_SW_INT__VALID__SHIFT 0x8 109 + #define MPASP_SMN_IH_SW_INT__ID_MASK 0x000000FFL 110 + #define MPASP_SMN_IH_SW_INT__VALID_MASK 0x00000100L 111 + //MPASP_SMN_IH_SW_INT_CTRL 112 + #define MPASP_SMN_IH_SW_INT_CTRL__INT_MASK__SHIFT 0x0 113 + #define MPASP_SMN_IH_SW_INT_CTRL__INT_ACK__SHIFT 0x8 114 + #define MPASP_SMN_IH_SW_INT_CTRL__INT_MASK_MASK 0x00000001L 115 + #define MPASP_SMN_IH_SW_INT_CTRL__INT_ACK_MASK 0x00000100L 116 + 117 + 118 + // addressBlock: mp_SmuMp1_SmnDec 119 + //MP1_SMN_C2PMSG_0 120 + #define MP1_SMN_C2PMSG_0__CONTENT__SHIFT 0x0 121 + #define MP1_SMN_C2PMSG_0__CONTENT_MASK 0xFFFFFFFFL 122 + //MP1_SMN_C2PMSG_1 123 + #define MP1_SMN_C2PMSG_1__CONTENT__SHIFT 0x0 124 + #define MP1_SMN_C2PMSG_1__CONTENT_MASK 0xFFFFFFFFL 125 + //MP1_SMN_C2PMSG_2 126 + #define MP1_SMN_C2PMSG_2__CONTENT__SHIFT 0x0 127 + #define MP1_SMN_C2PMSG_2__CONTENT_MASK 0xFFFFFFFFL 128 + //MP1_SMN_C2PMSG_3 129 + #define MP1_SMN_C2PMSG_3__CONTENT__SHIFT 0x0 130 + #define MP1_SMN_C2PMSG_3__CONTENT_MASK 0xFFFFFFFFL 131 + //MP1_SMN_C2PMSG_4 132 + #define MP1_SMN_C2PMSG_4__CONTENT__SHIFT 0x0 133 + #define MP1_SMN_C2PMSG_4__CONTENT_MASK 0xFFFFFFFFL 134 + //MP1_SMN_C2PMSG_5 135 + #define MP1_SMN_C2PMSG_5__CONTENT__SHIFT 0x0 136 + #define MP1_SMN_C2PMSG_5__CONTENT_MASK 0xFFFFFFFFL 137 + //MP1_SMN_C2PMSG_6 138 + #define MP1_SMN_C2PMSG_6__CONTENT__SHIFT 0x0 139 + #define MP1_SMN_C2PMSG_6__CONTENT_MASK 0xFFFFFFFFL 140 + //MP1_SMN_C2PMSG_7 141 + #define MP1_SMN_C2PMSG_7__CONTENT__SHIFT 0x0 142 + #define MP1_SMN_C2PMSG_7__CONTENT_MASK 0xFFFFFFFFL 143 + //MP1_SMN_C2PMSG_8 144 + #define MP1_SMN_C2PMSG_8__CONTENT__SHIFT 0x0 145 + #define MP1_SMN_C2PMSG_8__CONTENT_MASK 0xFFFFFFFFL 146 + //MP1_SMN_C2PMSG_9 147 + #define MP1_SMN_C2PMSG_9__CONTENT__SHIFT 0x0 148 + #define MP1_SMN_C2PMSG_9__CONTENT_MASK 0xFFFFFFFFL 149 + //MP1_SMN_C2PMSG_10 150 + #define MP1_SMN_C2PMSG_10__CONTENT__SHIFT 0x0 151 + #define MP1_SMN_C2PMSG_10__CONTENT_MASK 0xFFFFFFFFL 152 + //MP1_SMN_C2PMSG_11 153 + #define MP1_SMN_C2PMSG_11__CONTENT__SHIFT 0x0 154 + #define MP1_SMN_C2PMSG_11__CONTENT_MASK 0xFFFFFFFFL 155 + //MP1_SMN_C2PMSG_12 156 + #define MP1_SMN_C2PMSG_12__CONTENT__SHIFT 0x0 157 + #define MP1_SMN_C2PMSG_12__CONTENT_MASK 0xFFFFFFFFL 158 + //MP1_SMN_C2PMSG_13 159 + #define MP1_SMN_C2PMSG_13__CONTENT__SHIFT 0x0 160 + #define MP1_SMN_C2PMSG_13__CONTENT_MASK 0xFFFFFFFFL 161 + //MP1_SMN_C2PMSG_14 162 + #define MP1_SMN_C2PMSG_14__CONTENT__SHIFT 0x0 163 + #define MP1_SMN_C2PMSG_14__CONTENT_MASK 0xFFFFFFFFL 164 + //MP1_SMN_C2PMSG_15 165 + #define MP1_SMN_C2PMSG_15__CONTENT__SHIFT 0x0 166 + #define MP1_SMN_C2PMSG_15__CONTENT_MASK 0xFFFFFFFFL 167 + //MP1_SMN_C2PMSG_16 168 + #define MP1_SMN_C2PMSG_16__CONTENT__SHIFT 0x0 169 + #define MP1_SMN_C2PMSG_16__CONTENT_MASK 0xFFFFFFFFL 170 + //MP1_SMN_C2PMSG_17 171 + #define MP1_SMN_C2PMSG_17__CONTENT__SHIFT 0x0 172 + #define MP1_SMN_C2PMSG_17__CONTENT_MASK 0xFFFFFFFFL 173 + //MP1_SMN_C2PMSG_18 174 + #define MP1_SMN_C2PMSG_18__CONTENT__SHIFT 0x0 175 + #define MP1_SMN_C2PMSG_18__CONTENT_MASK 0xFFFFFFFFL 176 + //MP1_SMN_C2PMSG_19 177 + #define MP1_SMN_C2PMSG_19__CONTENT__SHIFT 0x0 178 + #define MP1_SMN_C2PMSG_19__CONTENT_MASK 0xFFFFFFFFL 179 + //MP1_SMN_C2PMSG_20 180 + #define MP1_SMN_C2PMSG_20__CONTENT__SHIFT 0x0 181 + #define MP1_SMN_C2PMSG_20__CONTENT_MASK 0xFFFFFFFFL 182 + //MP1_SMN_C2PMSG_21 183 + #define MP1_SMN_C2PMSG_21__CONTENT__SHIFT 0x0 184 + #define MP1_SMN_C2PMSG_21__CONTENT_MASK 0xFFFFFFFFL 185 + //MP1_SMN_C2PMSG_22 186 + #define MP1_SMN_C2PMSG_22__CONTENT__SHIFT 0x0 187 + #define MP1_SMN_C2PMSG_22__CONTENT_MASK 0xFFFFFFFFL 188 + //MP1_SMN_C2PMSG_23 189 + #define MP1_SMN_C2PMSG_23__CONTENT__SHIFT 0x0 190 + #define MP1_SMN_C2PMSG_23__CONTENT_MASK 0xFFFFFFFFL 191 + //MP1_SMN_C2PMSG_24 192 + #define MP1_SMN_C2PMSG_24__CONTENT__SHIFT 0x0 193 + #define MP1_SMN_C2PMSG_24__CONTENT_MASK 0xFFFFFFFFL 194 + //MP1_SMN_C2PMSG_25 195 + #define MP1_SMN_C2PMSG_25__CONTENT__SHIFT 0x0 196 + #define MP1_SMN_C2PMSG_25__CONTENT_MASK 0xFFFFFFFFL 197 + //MP1_SMN_C2PMSG_26 198 + #define MP1_SMN_C2PMSG_26__CONTENT__SHIFT 0x0 199 + #define MP1_SMN_C2PMSG_26__CONTENT_MASK 0xFFFFFFFFL 200 + //MP1_SMN_C2PMSG_27 201 + #define MP1_SMN_C2PMSG_27__CONTENT__SHIFT 0x0 202 + #define MP1_SMN_C2PMSG_27__CONTENT_MASK 0xFFFFFFFFL 203 + //MP1_SMN_C2PMSG_28 204 + #define MP1_SMN_C2PMSG_28__CONTENT__SHIFT 0x0 205 + #define MP1_SMN_C2PMSG_28__CONTENT_MASK 0xFFFFFFFFL 206 + //MP1_SMN_C2PMSG_29 207 + #define MP1_SMN_C2PMSG_29__CONTENT__SHIFT 0x0 208 + #define MP1_SMN_C2PMSG_29__CONTENT_MASK 0xFFFFFFFFL 209 + //MP1_SMN_C2PMSG_30 210 + #define MP1_SMN_C2PMSG_30__CONTENT__SHIFT 0x0 211 + #define MP1_SMN_C2PMSG_30__CONTENT_MASK 0xFFFFFFFFL 212 + //MP1_SMN_C2PMSG_31 213 + #define MP1_SMN_C2PMSG_31__CONTENT__SHIFT 0x0 214 + #define MP1_SMN_C2PMSG_31__CONTENT_MASK 0xFFFFFFFFL 215 + //MP1_SMN_C2PMSG_32 216 + #define MP1_SMN_C2PMSG_32__CONTENT__SHIFT 0x0 217 + #define MP1_SMN_C2PMSG_32__CONTENT_MASK 0xFFFFFFFFL 218 + //MP1_SMN_C2PMSG_33 219 + #define MP1_SMN_C2PMSG_33__CONTENT__SHIFT 0x0 220 + #define MP1_SMN_C2PMSG_33__CONTENT_MASK 0xFFFFFFFFL 221 + //MP1_SMN_C2PMSG_34 222 + #define MP1_SMN_C2PMSG_34__CONTENT__SHIFT 0x0 223 + #define MP1_SMN_C2PMSG_34__CONTENT_MASK 0xFFFFFFFFL 224 + //MP1_SMN_C2PMSG_35 225 + #define MP1_SMN_C2PMSG_35__CONTENT__SHIFT 0x0 226 + #define MP1_SMN_C2PMSG_35__CONTENT_MASK 0xFFFFFFFFL 227 + //MP1_SMN_C2PMSG_36 228 + #define MP1_SMN_C2PMSG_36__CONTENT__SHIFT 0x0 229 + #define MP1_SMN_C2PMSG_36__CONTENT_MASK 0xFFFFFFFFL 230 + //MP1_SMN_C2PMSG_37 231 + #define MP1_SMN_C2PMSG_37__CONTENT__SHIFT 0x0 232 + #define MP1_SMN_C2PMSG_37__CONTENT_MASK 0xFFFFFFFFL 233 + //MP1_SMN_C2PMSG_38 234 + #define MP1_SMN_C2PMSG_38__CONTENT__SHIFT 0x0 235 + #define MP1_SMN_C2PMSG_38__CONTENT_MASK 0xFFFFFFFFL 236 + //MP1_SMN_C2PMSG_39 237 + #define MP1_SMN_C2PMSG_39__CONTENT__SHIFT 0x0 238 + #define MP1_SMN_C2PMSG_39__CONTENT_MASK 0xFFFFFFFFL 239 + //MP1_SMN_C2PMSG_40 240 + #define MP1_SMN_C2PMSG_40__CONTENT__SHIFT 0x0 241 + #define MP1_SMN_C2PMSG_40__CONTENT_MASK 0xFFFFFFFFL 242 + //MP1_SMN_C2PMSG_41 243 + #define MP1_SMN_C2PMSG_41__CONTENT__SHIFT 0x0 244 + #define MP1_SMN_C2PMSG_41__CONTENT_MASK 0xFFFFFFFFL 245 + //MP1_SMN_C2PMSG_42 246 + #define MP1_SMN_C2PMSG_42__CONTENT__SHIFT 0x0 247 + #define MP1_SMN_C2PMSG_42__CONTENT_MASK 0xFFFFFFFFL 248 + //MP1_SMN_C2PMSG_43 249 + #define MP1_SMN_C2PMSG_43__CONTENT__SHIFT 0x0 250 + #define MP1_SMN_C2PMSG_43__CONTENT_MASK 0xFFFFFFFFL 251 + //MP1_SMN_C2PMSG_44 252 + #define MP1_SMN_C2PMSG_44__CONTENT__SHIFT 0x0 253 + #define MP1_SMN_C2PMSG_44__CONTENT_MASK 0xFFFFFFFFL 254 + //MP1_SMN_C2PMSG_45 255 + #define MP1_SMN_C2PMSG_45__CONTENT__SHIFT 0x0 256 + #define MP1_SMN_C2PMSG_45__CONTENT_MASK 0xFFFFFFFFL 257 + //MP1_SMN_C2PMSG_46 258 + #define MP1_SMN_C2PMSG_46__CONTENT__SHIFT 0x0 259 + #define MP1_SMN_C2PMSG_46__CONTENT_MASK 0xFFFFFFFFL 260 + //MP1_SMN_C2PMSG_47 261 + #define MP1_SMN_C2PMSG_47__CONTENT__SHIFT 0x0 262 + #define MP1_SMN_C2PMSG_47__CONTENT_MASK 0xFFFFFFFFL 263 + //MP1_SMN_C2PMSG_48 264 + #define MP1_SMN_C2PMSG_48__CONTENT__SHIFT 0x0 265 + #define MP1_SMN_C2PMSG_48__CONTENT_MASK 0xFFFFFFFFL 266 + //MP1_SMN_C2PMSG_49 267 + #define MP1_SMN_C2PMSG_49__CONTENT__SHIFT 0x0 268 + #define MP1_SMN_C2PMSG_49__CONTENT_MASK 0xFFFFFFFFL 269 + //MP1_SMN_C2PMSG_50 270 + #define MP1_SMN_C2PMSG_50__CONTENT__SHIFT 0x0 271 + #define MP1_SMN_C2PMSG_50__CONTENT_MASK 0xFFFFFFFFL 272 + //MP1_SMN_C2PMSG_51 273 + #define MP1_SMN_C2PMSG_51__CONTENT__SHIFT 0x0 274 + #define MP1_SMN_C2PMSG_51__CONTENT_MASK 0xFFFFFFFFL 275 + //MP1_SMN_C2PMSG_52 276 + #define MP1_SMN_C2PMSG_52__CONTENT__SHIFT 0x0 277 + #define MP1_SMN_C2PMSG_52__CONTENT_MASK 0xFFFFFFFFL 278 + //MP1_SMN_C2PMSG_53 279 + #define MP1_SMN_C2PMSG_53__CONTENT__SHIFT 0x0 280 + #define MP1_SMN_C2PMSG_53__CONTENT_MASK 0xFFFFFFFFL 281 + //MP1_SMN_C2PMSG_54 282 + #define MP1_SMN_C2PMSG_54__CONTENT__SHIFT 0x0 283 + #define MP1_SMN_C2PMSG_54__CONTENT_MASK 0xFFFFFFFFL 284 + //MP1_SMN_C2PMSG_55 285 + #define MP1_SMN_C2PMSG_55__CONTENT__SHIFT 0x0 286 + #define MP1_SMN_C2PMSG_55__CONTENT_MASK 0xFFFFFFFFL 287 + //MP1_SMN_C2PMSG_56 288 + #define MP1_SMN_C2PMSG_56__CONTENT__SHIFT 0x0 289 + #define MP1_SMN_C2PMSG_56__CONTENT_MASK 0xFFFFFFFFL 290 + //MP1_SMN_C2PMSG_57 291 + #define MP1_SMN_C2PMSG_57__CONTENT__SHIFT 0x0 292 + #define MP1_SMN_C2PMSG_57__CONTENT_MASK 0xFFFFFFFFL 293 + //MP1_SMN_C2PMSG_58 294 + #define MP1_SMN_C2PMSG_58__CONTENT__SHIFT 0x0 295 + #define MP1_SMN_C2PMSG_58__CONTENT_MASK 0xFFFFFFFFL 296 + //MP1_SMN_C2PMSG_59 297 + #define MP1_SMN_C2PMSG_59__CONTENT__SHIFT 0x0 298 + #define MP1_SMN_C2PMSG_59__CONTENT_MASK 0xFFFFFFFFL 299 + //MP1_SMN_C2PMSG_60 300 + #define MP1_SMN_C2PMSG_60__CONTENT__SHIFT 0x0 301 + #define MP1_SMN_C2PMSG_60__CONTENT_MASK 0xFFFFFFFFL 302 + //MP1_SMN_C2PMSG_61 303 + #define MP1_SMN_C2PMSG_61__CONTENT__SHIFT 0x0 304 + #define MP1_SMN_C2PMSG_61__CONTENT_MASK 0xFFFFFFFFL 305 + //MP1_SMN_C2PMSG_62 306 + #define MP1_SMN_C2PMSG_62__CONTENT__SHIFT 0x0 307 + #define MP1_SMN_C2PMSG_62__CONTENT_MASK 0xFFFFFFFFL 308 + //MP1_SMN_C2PMSG_63 309 + #define MP1_SMN_C2PMSG_63__CONTENT__SHIFT 0x0 310 + #define MP1_SMN_C2PMSG_63__CONTENT_MASK 0xFFFFFFFFL 311 + //MP1_SMN_C2PMSG_64 312 + #define MP1_SMN_C2PMSG_64__CONTENT__SHIFT 0x0 313 + #define MP1_SMN_C2PMSG_64__CONTENT_MASK 0xFFFFFFFFL 314 + //MP1_SMN_C2PMSG_65 315 + #define MP1_SMN_C2PMSG_65__CONTENT__SHIFT 0x0 316 + #define MP1_SMN_C2PMSG_65__CONTENT_MASK 0xFFFFFFFFL 317 + //MP1_SMN_C2PMSG_66 318 + #define MP1_SMN_C2PMSG_66__CONTENT__SHIFT 0x0 319 + #define MP1_SMN_C2PMSG_66__CONTENT_MASK 0xFFFFFFFFL 320 + //MP1_SMN_C2PMSG_67 321 + #define MP1_SMN_C2PMSG_67__CONTENT__SHIFT 0x0 322 + #define MP1_SMN_C2PMSG_67__CONTENT_MASK 0xFFFFFFFFL 323 + //MP1_SMN_C2PMSG_68 324 + #define MP1_SMN_C2PMSG_68__CONTENT__SHIFT 0x0 325 + #define MP1_SMN_C2PMSG_68__CONTENT_MASK 0xFFFFFFFFL 326 + //MP1_SMN_C2PMSG_69 327 + #define MP1_SMN_C2PMSG_69__CONTENT__SHIFT 0x0 328 + #define MP1_SMN_C2PMSG_69__CONTENT_MASK 0xFFFFFFFFL 329 + //MP1_SMN_C2PMSG_70 330 + #define MP1_SMN_C2PMSG_70__CONTENT__SHIFT 0x0 331 + #define MP1_SMN_C2PMSG_70__CONTENT_MASK 0xFFFFFFFFL 332 + //MP1_SMN_C2PMSG_71 333 + #define MP1_SMN_C2PMSG_71__CONTENT__SHIFT 0x0 334 + #define MP1_SMN_C2PMSG_71__CONTENT_MASK 0xFFFFFFFFL 335 + //MP1_SMN_C2PMSG_72 336 + #define MP1_SMN_C2PMSG_72__CONTENT__SHIFT 0x0 337 + #define MP1_SMN_C2PMSG_72__CONTENT_MASK 0xFFFFFFFFL 338 + //MP1_SMN_C2PMSG_73 339 + #define MP1_SMN_C2PMSG_73__CONTENT__SHIFT 0x0 340 + #define MP1_SMN_C2PMSG_73__CONTENT_MASK 0xFFFFFFFFL 341 + //MP1_SMN_C2PMSG_74 342 + #define MP1_SMN_C2PMSG_74__CONTENT__SHIFT 0x0 343 + #define MP1_SMN_C2PMSG_74__CONTENT_MASK 0xFFFFFFFFL 344 + //MP1_SMN_C2PMSG_75 345 + #define MP1_SMN_C2PMSG_75__CONTENT__SHIFT 0x0 346 + #define MP1_SMN_C2PMSG_75__CONTENT_MASK 0xFFFFFFFFL 347 + //MP1_SMN_C2PMSG_76 348 + #define MP1_SMN_C2PMSG_76__CONTENT__SHIFT 0x0 349 + #define MP1_SMN_C2PMSG_76__CONTENT_MASK 0xFFFFFFFFL 350 + //MP1_SMN_C2PMSG_77 351 + #define MP1_SMN_C2PMSG_77__CONTENT__SHIFT 0x0 352 + #define MP1_SMN_C2PMSG_77__CONTENT_MASK 0xFFFFFFFFL 353 + //MP1_SMN_C2PMSG_78 354 + #define MP1_SMN_C2PMSG_78__CONTENT__SHIFT 0x0 355 + #define MP1_SMN_C2PMSG_78__CONTENT_MASK 0xFFFFFFFFL 356 + //MP1_SMN_C2PMSG_79 357 + #define MP1_SMN_C2PMSG_79__CONTENT__SHIFT 0x0 358 + #define MP1_SMN_C2PMSG_79__CONTENT_MASK 0xFFFFFFFFL 359 + //MP1_SMN_C2PMSG_80 360 + #define MP1_SMN_C2PMSG_80__CONTENT__SHIFT 0x0 361 + #define MP1_SMN_C2PMSG_80__CONTENT_MASK 0xFFFFFFFFL 362 + //MP1_SMN_C2PMSG_81 363 + #define MP1_SMN_C2PMSG_81__CONTENT__SHIFT 0x0 364 + #define MP1_SMN_C2PMSG_81__CONTENT_MASK 0xFFFFFFFFL 365 + //MP1_SMN_C2PMSG_82 366 + #define MP1_SMN_C2PMSG_82__CONTENT__SHIFT 0x0 367 + #define MP1_SMN_C2PMSG_82__CONTENT_MASK 0xFFFFFFFFL 368 + //MP1_SMN_C2PMSG_83 369 + #define MP1_SMN_C2PMSG_83__CONTENT__SHIFT 0x0 370 + #define MP1_SMN_C2PMSG_83__CONTENT_MASK 0xFFFFFFFFL 371 + //MP1_SMN_C2PMSG_84 372 + #define MP1_SMN_C2PMSG_84__CONTENT__SHIFT 0x0 373 + #define MP1_SMN_C2PMSG_84__CONTENT_MASK 0xFFFFFFFFL 374 + //MP1_SMN_C2PMSG_85 375 + #define MP1_SMN_C2PMSG_85__CONTENT__SHIFT 0x0 376 + #define MP1_SMN_C2PMSG_85__CONTENT_MASK 0xFFFFFFFFL 377 + //MP1_SMN_C2PMSG_86 378 + #define MP1_SMN_C2PMSG_86__CONTENT__SHIFT 0x0 379 + #define MP1_SMN_C2PMSG_86__CONTENT_MASK 0xFFFFFFFFL 380 + //MP1_SMN_C2PMSG_87 381 + #define MP1_SMN_C2PMSG_87__CONTENT__SHIFT 0x0 382 + #define MP1_SMN_C2PMSG_87__CONTENT_MASK 0xFFFFFFFFL 383 + //MP1_SMN_C2PMSG_88 384 + #define MP1_SMN_C2PMSG_88__CONTENT__SHIFT 0x0 385 + #define MP1_SMN_C2PMSG_88__CONTENT_MASK 0xFFFFFFFFL 386 + //MP1_SMN_C2PMSG_89 387 + #define MP1_SMN_C2PMSG_89__CONTENT__SHIFT 0x0 388 + #define MP1_SMN_C2PMSG_89__CONTENT_MASK 0xFFFFFFFFL 389 + //MP1_SMN_C2PMSG_90 390 + #define MP1_SMN_C2PMSG_90__CONTENT__SHIFT 0x0 391 + #define MP1_SMN_C2PMSG_90__CONTENT_MASK 0xFFFFFFFFL 392 + //MP1_SMN_C2PMSG_91 393 + #define MP1_SMN_C2PMSG_91__CONTENT__SHIFT 0x0 394 + #define MP1_SMN_C2PMSG_91__CONTENT_MASK 0xFFFFFFFFL 395 + //MP1_SMN_C2PMSG_92 396 + #define MP1_SMN_C2PMSG_92__CONTENT__SHIFT 0x0 397 + #define MP1_SMN_C2PMSG_92__CONTENT_MASK 0xFFFFFFFFL 398 + //MP1_SMN_C2PMSG_93 399 + #define MP1_SMN_C2PMSG_93__CONTENT__SHIFT 0x0 400 + #define MP1_SMN_C2PMSG_93__CONTENT_MASK 0xFFFFFFFFL 401 + //MP1_SMN_C2PMSG_94 402 + #define MP1_SMN_C2PMSG_94__CONTENT__SHIFT 0x0 403 + #define MP1_SMN_C2PMSG_94__CONTENT_MASK 0xFFFFFFFFL 404 + //MP1_SMN_C2PMSG_95 405 + #define MP1_SMN_C2PMSG_95__CONTENT__SHIFT 0x0 406 + #define MP1_SMN_C2PMSG_95__CONTENT_MASK 0xFFFFFFFFL 407 + //MP1_SMN_C2PMSG_96 408 + #define MP1_SMN_C2PMSG_96__CONTENT__SHIFT 0x0 409 + #define MP1_SMN_C2PMSG_96__CONTENT_MASK 0xFFFFFFFFL 410 + //MP1_SMN_C2PMSG_97 411 + #define MP1_SMN_C2PMSG_97__CONTENT__SHIFT 0x0 412 + #define MP1_SMN_C2PMSG_97__CONTENT_MASK 0xFFFFFFFFL 413 + //MP1_SMN_C2PMSG_98 414 + #define MP1_SMN_C2PMSG_98__CONTENT__SHIFT 0x0 415 + #define MP1_SMN_C2PMSG_98__CONTENT_MASK 0xFFFFFFFFL 416 + //MP1_SMN_C2PMSG_99 417 + #define MP1_SMN_C2PMSG_99__CONTENT__SHIFT 0x0 418 + #define MP1_SMN_C2PMSG_99__CONTENT_MASK 0xFFFFFFFFL 419 + //MP1_SMN_C2PMSG_100 420 + #define MP1_SMN_C2PMSG_100__CONTENT__SHIFT 0x0 421 + #define MP1_SMN_C2PMSG_100__CONTENT_MASK 0xFFFFFFFFL 422 + //MP1_SMN_C2PMSG_101 423 + #define MP1_SMN_C2PMSG_101__CONTENT__SHIFT 0x0 424 + #define MP1_SMN_C2PMSG_101__CONTENT_MASK 0xFFFFFFFFL 425 + //MP1_SMN_C2PMSG_102 426 + #define MP1_SMN_C2PMSG_102__CONTENT__SHIFT 0x0 427 + #define MP1_SMN_C2PMSG_102__CONTENT_MASK 0xFFFFFFFFL 428 + //MP1_SMN_C2PMSG_103 429 + #define MP1_SMN_C2PMSG_103__CONTENT__SHIFT 0x0 430 + #define MP1_SMN_C2PMSG_103__CONTENT_MASK 0xFFFFFFFFL 431 + //MP1_SMN_C2PMSG_104 432 + #define MP1_SMN_C2PMSG_104__CONTENT__SHIFT 0x0 433 + #define MP1_SMN_C2PMSG_104__CONTENT_MASK 0xFFFFFFFFL 434 + //MP1_SMN_C2PMSG_105 435 + #define MP1_SMN_C2PMSG_105__CONTENT__SHIFT 0x0 436 + #define MP1_SMN_C2PMSG_105__CONTENT_MASK 0xFFFFFFFFL 437 + //MP1_SMN_C2PMSG_106 438 + #define MP1_SMN_C2PMSG_106__CONTENT__SHIFT 0x0 439 + #define MP1_SMN_C2PMSG_106__CONTENT_MASK 0xFFFFFFFFL 440 + //MP1_SMN_C2PMSG_107 441 + #define MP1_SMN_C2PMSG_107__CONTENT__SHIFT 0x0 442 + #define MP1_SMN_C2PMSG_107__CONTENT_MASK 0xFFFFFFFFL 443 + //MP1_SMN_C2PMSG_108 444 + #define MP1_SMN_C2PMSG_108__CONTENT__SHIFT 0x0 445 + #define MP1_SMN_C2PMSG_108__CONTENT_MASK 0xFFFFFFFFL 446 + //MP1_SMN_C2PMSG_109 447 + #define MP1_SMN_C2PMSG_109__CONTENT__SHIFT 0x0 448 + #define MP1_SMN_C2PMSG_109__CONTENT_MASK 0xFFFFFFFFL 449 + //MP1_SMN_C2PMSG_110 450 + #define MP1_SMN_C2PMSG_110__CONTENT__SHIFT 0x0 451 + #define MP1_SMN_C2PMSG_110__CONTENT_MASK 0xFFFFFFFFL 452 + //MP1_SMN_C2PMSG_111 453 + #define MP1_SMN_C2PMSG_111__CONTENT__SHIFT 0x0 454 + #define MP1_SMN_C2PMSG_111__CONTENT_MASK 0xFFFFFFFFL 455 + //MP1_SMN_C2PMSG_112 456 + #define MP1_SMN_C2PMSG_112__CONTENT__SHIFT 0x0 457 + #define MP1_SMN_C2PMSG_112__CONTENT_MASK 0xFFFFFFFFL 458 + //MP1_SMN_C2PMSG_113 459 + #define MP1_SMN_C2PMSG_113__CONTENT__SHIFT 0x0 460 + #define MP1_SMN_C2PMSG_113__CONTENT_MASK 0xFFFFFFFFL 461 + //MP1_SMN_C2PMSG_114 462 + #define MP1_SMN_C2PMSG_114__CONTENT__SHIFT 0x0 463 + #define MP1_SMN_C2PMSG_114__CONTENT_MASK 0xFFFFFFFFL 464 + //MP1_SMN_C2PMSG_115 465 + #define MP1_SMN_C2PMSG_115__CONTENT__SHIFT 0x0 466 + #define MP1_SMN_C2PMSG_115__CONTENT_MASK 0xFFFFFFFFL 467 + //MP1_SMN_C2PMSG_116 468 + #define MP1_SMN_C2PMSG_116__CONTENT__SHIFT 0x0 469 + #define MP1_SMN_C2PMSG_116__CONTENT_MASK 0xFFFFFFFFL 470 + //MP1_SMN_C2PMSG_117 471 + #define MP1_SMN_C2PMSG_117__CONTENT__SHIFT 0x0 472 + #define MP1_SMN_C2PMSG_117__CONTENT_MASK 0xFFFFFFFFL 473 + //MP1_SMN_C2PMSG_118 474 + #define MP1_SMN_C2PMSG_118__CONTENT__SHIFT 0x0 475 + #define MP1_SMN_C2PMSG_118__CONTENT_MASK 0xFFFFFFFFL 476 + //MP1_SMN_C2PMSG_119 477 + #define MP1_SMN_C2PMSG_119__CONTENT__SHIFT 0x0 478 + #define MP1_SMN_C2PMSG_119__CONTENT_MASK 0xFFFFFFFFL 479 + //MP1_SMN_C2PMSG_120 480 + #define MP1_SMN_C2PMSG_120__CONTENT__SHIFT 0x0 481 + #define MP1_SMN_C2PMSG_120__CONTENT_MASK 0xFFFFFFFFL 482 + //MP1_SMN_C2PMSG_121 483 + #define MP1_SMN_C2PMSG_121__CONTENT__SHIFT 0x0 484 + #define MP1_SMN_C2PMSG_121__CONTENT_MASK 0xFFFFFFFFL 485 + //MP1_SMN_C2PMSG_122 486 + #define MP1_SMN_C2PMSG_122__CONTENT__SHIFT 0x0 487 + #define MP1_SMN_C2PMSG_122__CONTENT_MASK 0xFFFFFFFFL 488 + //MP1_SMN_C2PMSG_123 489 + #define MP1_SMN_C2PMSG_123__CONTENT__SHIFT 0x0 490 + #define MP1_SMN_C2PMSG_123__CONTENT_MASK 0xFFFFFFFFL 491 + //MP1_SMN_C2PMSG_124 492 + #define MP1_SMN_C2PMSG_124__CONTENT__SHIFT 0x0 493 + #define MP1_SMN_C2PMSG_124__CONTENT_MASK 0xFFFFFFFFL 494 + //MP1_SMN_C2PMSG_125 495 + #define MP1_SMN_C2PMSG_125__CONTENT__SHIFT 0x0 496 + #define MP1_SMN_C2PMSG_125__CONTENT_MASK 0xFFFFFFFFL 497 + //MP1_SMN_C2PMSG_126 498 + #define MP1_SMN_C2PMSG_126__CONTENT__SHIFT 0x0 499 + #define MP1_SMN_C2PMSG_126__CONTENT_MASK 0xFFFFFFFFL 500 + //MP1_SMN_C2PMSG_127 501 + #define MP1_SMN_C2PMSG_127__CONTENT__SHIFT 0x0 502 + #define MP1_SMN_C2PMSG_127__CONTENT_MASK 0xFFFFFFFFL 503 + //MP1_SMN_IH_CREDIT 504 + #define MP1_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT 0x0 505 + #define MP1_SMN_IH_CREDIT__CLIENT_ID__SHIFT 0x10 506 + #define MP1_SMN_IH_CREDIT__CREDIT_VALUE_MASK 0x00000003L 507 + #define MP1_SMN_IH_CREDIT__CLIENT_ID_MASK 0x00FF0000L 508 + //MP1_SMN_IH_SW_INT 509 + #define MP1_SMN_IH_SW_INT__ID__SHIFT 0x0 510 + #define MP1_SMN_IH_SW_INT__VALID__SHIFT 0x8 511 + #define MP1_SMN_IH_SW_INT__ID_MASK 0x000000FFL 512 + #define MP1_SMN_IH_SW_INT__VALID_MASK 0x00000100L 513 + //MP1_SMN_IH_SW_INT_CTRL 514 + #define MP1_SMN_IH_SW_INT_CTRL__INT_MASK__SHIFT 0x0 515 + #define MP1_SMN_IH_SW_INT_CTRL__INT_ACK__SHIFT 0x8 516 + #define MP1_SMN_IH_SW_INT_CTRL__INT_MASK_MASK 0x00000001L 517 + #define MP1_SMN_IH_SW_INT_CTRL__INT_ACK_MASK 0x00000100L 518 + //MP1_SMN_FPS_CNT 519 + #define MP1_SMN_FPS_CNT__COUNT__SHIFT 0x0 520 + #define MP1_SMN_FPS_CNT__COUNT_MASK 0xFFFFFFFFL 521 + //MP1_SMN_EXT_SCRATCH0 522 + #define MP1_SMN_EXT_SCRATCH0__DATA__SHIFT 0x0 523 + #define MP1_SMN_EXT_SCRATCH0__DATA_MASK 0xFFFFFFFFL 524 + //MP1_SMN_EXT_SCRATCH1 525 + #define MP1_SMN_EXT_SCRATCH1__DATA__SHIFT 0x0 526 + #define MP1_SMN_EXT_SCRATCH1__DATA_MASK 0xFFFFFFFFL 527 + //MP1_SMN_EXT_SCRATCH2 528 + #define MP1_SMN_EXT_SCRATCH2__DATA__SHIFT 0x0 529 + #define MP1_SMN_EXT_SCRATCH2__DATA_MASK 0xFFFFFFFFL 530 + //MP1_SMN_EXT_SCRATCH3 531 + #define MP1_SMN_EXT_SCRATCH3__DATA__SHIFT 0x0 532 + #define MP1_SMN_EXT_SCRATCH3__DATA_MASK 0xFFFFFFFFL 533 + //MP1_SMN_EXT_SCRATCH4 534 + #define MP1_SMN_EXT_SCRATCH4__DATA__SHIFT 0x0 535 + #define MP1_SMN_EXT_SCRATCH4__DATA_MASK 0xFFFFFFFFL 536 + //MP1_SMN_EXT_SCRATCH5 537 + #define MP1_SMN_EXT_SCRATCH5__DATA__SHIFT 0x0 538 + #define MP1_SMN_EXT_SCRATCH5__DATA_MASK 0xFFFFFFFFL 539 + //MP1_SMN_EXT_SCRATCH6 540 + #define MP1_SMN_EXT_SCRATCH6__DATA__SHIFT 0x0 541 + #define MP1_SMN_EXT_SCRATCH6__DATA_MASK 0xFFFFFFFFL 542 + //MP1_SMN_EXT_SCRATCH7 543 + #define MP1_SMN_EXT_SCRATCH7__DATA__SHIFT 0x0 544 + #define MP1_SMN_EXT_SCRATCH7__DATA_MASK 0xFFFFFFFFL 545 + //MP1_SMN_EXT_SCRATCH8 546 + #define MP1_SMN_EXT_SCRATCH8__DATA__SHIFT 0x0 547 + #define MP1_SMN_EXT_SCRATCH8__DATA_MASK 0xFFFFFFFFL 548 + //MP1_SMN_EXT_SCRATCH9 549 + #define MP1_SMN_EXT_SCRATCH9__DATA__SHIFT 0x0 550 + #define MP1_SMN_EXT_SCRATCH9__DATA_MASK 0xFFFFFFFFL 551 + //MP1_SMN_EXT_SCRATCH10 552 + #define MP1_SMN_EXT_SCRATCH10__DATA__SHIFT 0x0 553 + #define MP1_SMN_EXT_SCRATCH10__DATA_MASK 0xFFFFFFFFL 554 + //MP1_SMN_EXT_SCRATCH11 555 + #define MP1_SMN_EXT_SCRATCH11__DATA__SHIFT 0x0 556 + #define MP1_SMN_EXT_SCRATCH11__DATA_MASK 0xFFFFFFFFL 557 + //MP1_SMN_EXT_SCRATCH12 558 + #define MP1_SMN_EXT_SCRATCH12__DATA__SHIFT 0x0 559 + #define MP1_SMN_EXT_SCRATCH12__DATA_MASK 0xFFFFFFFFL 560 + //MP1_SMN_EXT_SCRATCH13 561 + #define MP1_SMN_EXT_SCRATCH13__DATA__SHIFT 0x0 562 + #define MP1_SMN_EXT_SCRATCH13__DATA_MASK 0xFFFFFFFFL 563 + //MP1_SMN_EXT_SCRATCH14 564 + #define MP1_SMN_EXT_SCRATCH14__DATA__SHIFT 0x0 565 + #define MP1_SMN_EXT_SCRATCH14__DATA_MASK 0xFFFFFFFFL 566 + //MP1_SMN_EXT_SCRATCH15 567 + #define MP1_SMN_EXT_SCRATCH15__DATA__SHIFT 0x0 568 + #define MP1_SMN_EXT_SCRATCH15__DATA_MASK 0xFFFFFFFFL 569 + //MP1_SMN_EXT_SCRATCH16 570 + #define MP1_SMN_EXT_SCRATCH16__DATA__SHIFT 0x0 571 + #define MP1_SMN_EXT_SCRATCH16__DATA_MASK 0xFFFFFFFFL 572 + //MP1_SMN_EXT_SCRATCH17 573 + #define MP1_SMN_EXT_SCRATCH17__DATA__SHIFT 0x0 574 + #define MP1_SMN_EXT_SCRATCH17__DATA_MASK 0xFFFFFFFFL 575 + //MP1_SMN_EXT_SCRATCH18 576 + #define MP1_SMN_EXT_SCRATCH18__DATA__SHIFT 0x0 577 + #define MP1_SMN_EXT_SCRATCH18__DATA_MASK 0xFFFFFFFFL 578 + //MP1_SMN_EXT_SCRATCH19 579 + #define MP1_SMN_EXT_SCRATCH19__DATA__SHIFT 0x0 580 + #define MP1_SMN_EXT_SCRATCH19__DATA_MASK 0xFFFFFFFFL 581 + //MP1_SMN_EXT_SCRATCH20 582 + #define MP1_SMN_EXT_SCRATCH20__DATA__SHIFT 0x0 583 + #define MP1_SMN_EXT_SCRATCH20__DATA_MASK 0xFFFFFFFFL 584 + //MP1_SMN_EXT_SCRATCH21 585 + #define MP1_SMN_EXT_SCRATCH21__DATA__SHIFT 0x0 586 + #define MP1_SMN_EXT_SCRATCH21__DATA_MASK 0xFFFFFFFFL 587 + //MP1_SMN_EXT_SCRATCH22 588 + #define MP1_SMN_EXT_SCRATCH22__DATA__SHIFT 0x0 589 + #define MP1_SMN_EXT_SCRATCH22__DATA_MASK 0xFFFFFFFFL 590 + //MP1_SMN_EXT_SCRATCH23 591 + #define MP1_SMN_EXT_SCRATCH23__DATA__SHIFT 0x0 592 + #define MP1_SMN_EXT_SCRATCH23__DATA_MASK 0xFFFFFFFFL 593 + //MP1_SMN_EXT_SCRATCH24 594 + #define MP1_SMN_EXT_SCRATCH24__DATA__SHIFT 0x0 595 + #define MP1_SMN_EXT_SCRATCH24__DATA_MASK 0xFFFFFFFFL 596 + //MP1_SMN_EXT_SCRATCH25 597 + #define MP1_SMN_EXT_SCRATCH25__DATA__SHIFT 0x0 598 + #define MP1_SMN_EXT_SCRATCH25__DATA_MASK 0xFFFFFFFFL 599 + //MP1_SMN_EXT_SCRATCH26 600 + #define MP1_SMN_EXT_SCRATCH26__DATA__SHIFT 0x0 601 + #define MP1_SMN_EXT_SCRATCH26__DATA_MASK 0xFFFFFFFFL 602 + //MP1_SMN_EXT_SCRATCH27 603 + #define MP1_SMN_EXT_SCRATCH27__DATA__SHIFT 0x0 604 + #define MP1_SMN_EXT_SCRATCH27__DATA_MASK 0xFFFFFFFFL 605 + //MP1_SMN_EXT_SCRATCH28 606 + #define MP1_SMN_EXT_SCRATCH28__DATA__SHIFT 0x0 607 + #define MP1_SMN_EXT_SCRATCH28__DATA_MASK 0xFFFFFFFFL 608 + //MP1_SMN_EXT_SCRATCH29 609 + #define MP1_SMN_EXT_SCRATCH29__DATA__SHIFT 0x0 610 + #define MP1_SMN_EXT_SCRATCH29__DATA_MASK 0xFFFFFFFFL 611 + //MP1_SMN_EXT_SCRATCH30 612 + #define MP1_SMN_EXT_SCRATCH30__DATA__SHIFT 0x0 613 + #define MP1_SMN_EXT_SCRATCH30__DATA_MASK 0xFFFFFFFFL 614 + //MP1_SMN_EXT_SCRATCH31 615 + #define MP1_SMN_EXT_SCRATCH31__DATA__SHIFT 0x0 616 + #define MP1_SMN_EXT_SCRATCH31__DATA_MASK 0xFFFFFFFFL 617 + 618 + 619 + // addressBlock: mp_SmuMp1Pub_CruDec 620 + //MP1_CRU1_MP1_FIRMWARE_FLAGS 621 + #define MP1_CRU1_MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT 0x0 622 + #define MP1_CRU1_MP1_FIRMWARE_FLAGS__RESERVED__SHIFT 0x1 623 + #define MP1_CRU1_MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK 0x00000001L 624 + #define MP1_CRU1_MP1_FIRMWARE_FLAGS__RESERVED_MASK 0xFFFFFFFEL 625 + 626 + #endif