Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: PCI: ti,am65: Convert PCIe host/endpoint mode dt-bindings to YAML
Convert PCIe host/endpoint mode dt-bindings for TI's AM65/Keystone SoC
to YAML binding.
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Link: https://lore.kernel.org/r/20210603133450.24710-1-kishon@ti.com
Signed-off-by: Rob Herring <robh@kernel.org>
authored by
Kishon Vijay Abraham I
and committed by
Rob Herring
1fc4f523
0e407a9a
+170
-115
-115
Documentation/devicetree/bindings/pci/pci-keystone.txt
-115
Documentation/devicetree/bindings/pci/pci-keystone.txt
···
1
-
TI Keystone PCIe interface
2
-
3
-
Keystone PCI host Controller is based on the Synopsys DesignWare PCI
4
-
hardware version 3.65. It shares common functions with the PCIe DesignWare
5
-
core driver and inherits common properties defined in
6
-
Documentation/devicetree/bindings/pci/designware-pcie.txt
7
-
8
-
Please refer to Documentation/devicetree/bindings/pci/designware-pcie.txt
9
-
for the details of DesignWare DT bindings. Additional properties are
10
-
described here as well as properties that are not applicable.
11
-
12
-
Required Properties:-
13
-
14
-
compatibility: Should be "ti,keystone-pcie" for RC on Keystone2 SoC
15
-
Should be "ti,am654-pcie-rc" for RC on AM654x SoC
16
-
reg: Three register ranges as listed in the reg-names property
17
-
reg-names: "dbics" for the DesignWare PCIe registers, "app" for the
18
-
TI specific application registers, "config" for the
19
-
configuration space address
20
-
21
-
pcie_msi_intc : Interrupt controller device node for MSI IRQ chip
22
-
interrupt-cells: should be set to 1
23
-
interrupts: GIC interrupt lines connected to PCI MSI interrupt lines
24
-
(required if the compatible is "ti,keystone-pcie")
25
-
msi-map: As specified in Documentation/devicetree/bindings/pci/pci-msi.txt
26
-
(required if the compatible is "ti,am654-pcie-rc".
27
-
28
-
ti,syscon-pcie-id : phandle to the device control module required to set device
29
-
id and vendor id.
30
-
ti,syscon-pcie-mode : phandle to the device control module required to configure
31
-
PCI in either RC mode or EP mode.
32
-
33
-
Example:
34
-
pcie_msi_intc: msi-interrupt-controller {
35
-
interrupt-controller;
36
-
#interrupt-cells = <1>;
37
-
interrupt-parent = <&gic>;
38
-
interrupts = <GIC_SPI 30 IRQ_TYPE_EDGE_RISING>,
39
-
<GIC_SPI 31 IRQ_TYPE_EDGE_RISING>,
40
-
<GIC_SPI 32 IRQ_TYPE_EDGE_RISING>,
41
-
<GIC_SPI 33 IRQ_TYPE_EDGE_RISING>,
42
-
<GIC_SPI 34 IRQ_TYPE_EDGE_RISING>,
43
-
<GIC_SPI 35 IRQ_TYPE_EDGE_RISING>,
44
-
<GIC_SPI 36 IRQ_TYPE_EDGE_RISING>,
45
-
<GIC_SPI 37 IRQ_TYPE_EDGE_RISING>;
46
-
};
47
-
48
-
pcie_intc: Interrupt controller device node for Legacy IRQ chip
49
-
interrupt-cells: should be set to 1
50
-
51
-
Example:
52
-
pcie_intc: legacy-interrupt-controller {
53
-
interrupt-controller;
54
-
#interrupt-cells = <1>;
55
-
interrupt-parent = <&gic>;
56
-
interrupts = <GIC_SPI 26 IRQ_TYPE_EDGE_RISING>,
57
-
<GIC_SPI 27 IRQ_TYPE_EDGE_RISING>,
58
-
<GIC_SPI 28 IRQ_TYPE_EDGE_RISING>,
59
-
<GIC_SPI 29 IRQ_TYPE_EDGE_RISING>;
60
-
};
61
-
62
-
Optional properties:-
63
-
phys: phandle to generic Keystone SerDes PHY for PCI
64
-
phy-names: name of the generic Keystone SerDes PHY for PCI
65
-
- If boot loader already does PCI link establishment, then phys and
66
-
phy-names shouldn't be present.
67
-
interrupts: platform interrupt for error interrupts.
68
-
69
-
DesignWare DT Properties not applicable for Keystone PCI
70
-
71
-
1. pcie_bus clock-names not used. Instead, a phandle to phys is used.
72
-
73
-
AM654 PCIe Endpoint
74
-
===================
75
-
76
-
Required Properties:-
77
-
78
-
compatibility: Should be "ti,am654-pcie-ep" for EP on AM654x SoC
79
-
reg: Four register ranges as listed in the reg-names property
80
-
reg-names: "dbics" for the DesignWare PCIe registers, "app" for the
81
-
TI specific application registers, "atu" for the
82
-
Address Translation Unit configuration registers and
83
-
"addr_space" used to map remote RC address space
84
-
num-ib-windows: As specified in
85
-
Documentation/devicetree/bindings/pci/designware-pcie.txt
86
-
num-ob-windows: As specified in
87
-
Documentation/devicetree/bindings/pci/designware-pcie.txt
88
-
num-lanes: As specified in
89
-
Documentation/devicetree/bindings/pci/designware-pcie.txt
90
-
power-domains: As documented by the generic PM domain bindings in
91
-
Documentation/devicetree/bindings/power/power_domain.txt.
92
-
ti,syscon-pcie-mode: phandle to the device control module required to configure
93
-
PCI in either RC mode or EP mode.
94
-
95
-
Optional properties:-
96
-
97
-
phys: list of PHY specifiers (used by generic PHY framework)
98
-
phy-names: must be "pcie-phy0", "pcie-phy1", "pcie-phyN".. based on the
99
-
number of lanes as specified in *num-lanes* property.
100
-
("phys" and "phy-names" DT bindings are specified in
101
-
Documentation/devicetree/bindings/phy/phy-bindings.txt)
102
-
interrupts: platform interrupt for error interrupts.
103
-
104
-
pcie-ep {
105
-
compatible = "ti,am654-pcie-ep";
106
-
reg = <0x5500000 0x1000>, <0x5501000 0x1000>,
107
-
<0x10000000 0x8000000>, <0x5506000 0x1000>;
108
-
reg-names = "app", "dbics", "addr_space", "atu";
109
-
power-domains = <&k3_pds 120>;
110
-
ti,syscon-pcie-mode = <&pcie0_mode>;
111
-
num-lanes = <1>;
112
-
num-ib-windows = <16>;
113
-
num-ob-windows = <16>;
114
-
interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
115
-
};
+74
Documentation/devicetree/bindings/pci/ti,am65-pci-ep.yaml
+74
Documentation/devicetree/bindings/pci/ti,am65-pci-ep.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/
3
+
%YAML 1.2
4
+
---
5
+
$id: http://devicetree.org/schemas/pci/ti,am65-pci-ep.yaml#
6
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
7
+
8
+
title: TI AM65 PCI Endpoint
9
+
10
+
maintainers:
11
+
- Kishon Vijay Abraham I <kishon@ti.com>
12
+
13
+
allOf:
14
+
- $ref: pci-ep.yaml#
15
+
16
+
properties:
17
+
compatible:
18
+
enum:
19
+
- ti,am654-pcie-ep
20
+
21
+
reg:
22
+
maxItems: 4
23
+
24
+
reg-names:
25
+
items:
26
+
- const: app
27
+
- const: dbics
28
+
- const: addr_space
29
+
- const: atu
30
+
31
+
power-domains:
32
+
maxItems: 1
33
+
34
+
ti,syscon-pcie-mode:
35
+
description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.
36
+
$ref: /schemas/types.yaml#/definitions/phandle
37
+
38
+
interrupts:
39
+
minItems: 1
40
+
41
+
dma-coherent: true
42
+
43
+
required:
44
+
- compatible
45
+
- reg
46
+
- reg-names
47
+
- max-link-speed
48
+
- power-domains
49
+
- ti,syscon-pcie-mode
50
+
- dma-coherent
51
+
52
+
unevaluatedProperties: false
53
+
54
+
examples:
55
+
- |
56
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
57
+
#include <dt-bindings/interrupt-controller/irq.h>
58
+
#include <dt-bindings/soc/ti,sci_pm_domain.h>
59
+
60
+
pcie0_ep: pcie-ep@5500000 {
61
+
compatible = "ti,am654-pcie-ep";
62
+
reg = <0x5500000 0x1000>,
63
+
<0x5501000 0x1000>,
64
+
<0x10000000 0x8000000>,
65
+
<0x5506000 0x1000>;
66
+
reg-names = "app", "dbics", "addr_space", "atu";
67
+
power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
68
+
ti,syscon-pcie-mode = <&pcie0_mode>;
69
+
num-ib-windows = <16>;
70
+
num-ob-windows = <16>;
71
+
max-link-speed = <2>;
72
+
dma-coherent;
73
+
interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
74
+
};
+96
Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml
+96
Documentation/devicetree/bindings/pci/ti,am65-pci-host.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/
3
+
%YAML 1.2
4
+
---
5
+
$id: http://devicetree.org/schemas/pci/ti,am65-pci-host.yaml#
6
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
7
+
8
+
title: TI AM65 PCI Host
9
+
10
+
maintainers:
11
+
- Kishon Vijay Abraham I <kishon@ti.com>
12
+
13
+
allOf:
14
+
- $ref: /schemas/pci/pci-bus.yaml#
15
+
16
+
properties:
17
+
compatible:
18
+
enum:
19
+
- ti,am654-pcie-rc
20
+
- ti,keystone-pcie
21
+
22
+
reg:
23
+
maxItems: 4
24
+
25
+
reg-names:
26
+
items:
27
+
- const: app
28
+
- const: dbics
29
+
- const: config
30
+
- const: atu
31
+
32
+
power-domains:
33
+
maxItems: 1
34
+
35
+
ti,syscon-pcie-id:
36
+
description: Phandle to the SYSCON entry required for getting PCIe device/vendor ID
37
+
$ref: /schemas/types.yaml#/definitions/phandle
38
+
39
+
ti,syscon-pcie-mode:
40
+
description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.
41
+
$ref: /schemas/types.yaml#/definitions/phandle
42
+
43
+
msi-map: true
44
+
45
+
dma-coherent: true
46
+
47
+
required:
48
+
- compatible
49
+
- reg
50
+
- reg-names
51
+
- max-link-speed
52
+
- ti,syscon-pcie-id
53
+
- ti,syscon-pcie-mode
54
+
- ranges
55
+
56
+
if:
57
+
properties:
58
+
compatible:
59
+
enum:
60
+
- ti,am654-pcie-rc
61
+
then:
62
+
required:
63
+
- dma-coherent
64
+
- power-domains
65
+
- msi-map
66
+
67
+
unevaluatedProperties: false
68
+
69
+
examples:
70
+
- |
71
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
72
+
#include <dt-bindings/interrupt-controller/irq.h>
73
+
#include <dt-bindings/soc/ti,sci_pm_domain.h>
74
+
75
+
pcie0_rc: pcie@5500000 {
76
+
compatible = "ti,am654-pcie-rc";
77
+
reg = <0x5500000 0x1000>,
78
+
<0x5501000 0x1000>,
79
+
<0x10000000 0x2000>,
80
+
<0x5506000 0x1000>;
81
+
reg-names = "app", "dbics", "config", "atu";
82
+
power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
83
+
#address-cells = <3>;
84
+
#size-cells = <2>;
85
+
ranges = <0x81000000 0 0 0x10020000 0 0x00010000>,
86
+
<0x82000000 0 0x10030000 0x10030000 0 0x07FD0000>;
87
+
ti,syscon-pcie-id = <&pcie_devid>;
88
+
ti,syscon-pcie-mode = <&pcie0_mode>;
89
+
bus-range = <0x0 0xff>;
90
+
num-viewport = <16>;
91
+
max-link-speed = <2>;
92
+
dma-coherent;
93
+
interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
94
+
msi-map = <0x0 &gic_its 0x0 0x10000>;
95
+
device_type = "pci";
96
+
};