Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

arm64: dts: qcom: msm8916: specify per-sensor calibration cells

Specify pre-parsed per-sensor calibration nvmem cells in the tsens
device node rather than parsing the whole data blob in the driver.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230101194034.831222-17-dmitry.baryshkov@linaro.org

authored by

Dmitry Baryshkov and committed by
Bjorn Andersson
24aafd04 0b3aa9aa

+79 -6
+79 -6
arch/arm64/boot/dts/qcom/msm8916.dtsi
··· 442 442 reg = <0x0005c000 0x1000>; 443 443 #address-cells = <1>; 444 444 #size-cells = <1>; 445 - tsens_caldata: caldata@d0 { 446 - reg = <0xd0 0x8>; 445 + 446 + tsens_base1: base1@d0 { 447 + reg = <0xd0 0x1>; 448 + bits = <0 7>; 447 449 }; 448 - tsens_calsel: calsel@ec { 449 - reg = <0xec 0x4>; 450 + 451 + tsens_s0_p1: s0-p1@d0 { 452 + reg = <0xd0 0x2>; 453 + bits = <7 5>; 454 + }; 455 + 456 + tsens_s0_p2: s0-p2@d1 { 457 + reg = <0xd1 0x2>; 458 + bits = <4 5>; 459 + }; 460 + 461 + tsens_s1_p1: s1-p1@d2 { 462 + reg = <0xd2 0x1>; 463 + bits = <1 5>; 464 + }; 465 + tsens_s1_p2: s1-p2@d2 { 466 + reg = <0xd2 0x2>; 467 + bits = <6 5>; 468 + }; 469 + tsens_s2_p1: s2-p1@d3 { 470 + reg = <0xd3 0x1>; 471 + bits = <3 5>; 472 + }; 473 + 474 + tsens_s2_p2: s2-p2@d4 { 475 + reg = <0xd4 0x1>; 476 + bits = <0 5>; 477 + }; 478 + 479 + // no tsens with hw_id 3 480 + 481 + tsens_s4_p1: s4-p1@d4 { 482 + reg = <0xd4 0x2>; 483 + bits = <5 5>; 484 + }; 485 + 486 + tsens_s4_p2: s4-p2@d5 { 487 + reg = <0xd5 0x1>; 488 + bits = <2 5>; 489 + }; 490 + 491 + tsens_s5_p1: s5-p1@d5 { 492 + reg = <0xd5 0x2>; 493 + bits = <7 5>; 494 + }; 495 + 496 + tsens_s5_p2: s5-p2@d6 { 497 + reg = <0xd6 0x2>; 498 + bits = <4 5>; 499 + }; 500 + 501 + tsens_base2: base2@d7 { 502 + reg = <0xd7 0x1>; 503 + bits = <1 7>; 504 + }; 505 + 506 + tsens_mode: mode@ec { 507 + reg = <0xef 0x1>; 508 + bits = <5 3>; 450 509 }; 451 510 }; 452 511 ··· 532 473 compatible = "qcom,msm8916-tsens", "qcom,tsens-v0_1"; 533 474 reg = <0x004a9000 0x1000>, /* TM */ 534 475 <0x004a8000 0x1000>; /* SROT */ 535 - nvmem-cells = <&tsens_caldata>, <&tsens_calsel>; 536 - nvmem-cell-names = "calib", "calib_sel"; 476 + 477 + // no hw_id 3 478 + nvmem-cells = <&tsens_mode>, 479 + <&tsens_base1>, <&tsens_base2>, 480 + <&tsens_s0_p1>, <&tsens_s0_p2>, 481 + <&tsens_s1_p1>, <&tsens_s1_p2>, 482 + <&tsens_s2_p1>, <&tsens_s2_p2>, 483 + <&tsens_s4_p1>, <&tsens_s4_p2>, 484 + <&tsens_s5_p1>, <&tsens_s5_p2>; 485 + nvmem-cell-names = "mode", 486 + "base1", "base2", 487 + "s0_p1", "s0_p2", 488 + "s1_p1", "s1_p2", 489 + "s2_p1", "s2_p2", 490 + "s4_p1", "s4_p2", 491 + "s5_p1", "s5_p2"; 537 492 #qcom,sensors = <5>; 538 493 interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>; 539 494 interrupt-names = "uplow";