Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: reset: Document RZ/V2H(P) USB2PHY reset

Add a device tree binding document for the Renesas RZ/V2H(P) USB2PHY reset
controller. This block manages the reset and power-down of the USB 2.0 PHY,
which is used in both host and function modes.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com>
Link: https://lore.kernel.org/r/20250415195131.281060-2-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>

authored by

Lad Prabhakar and committed by
Philipp Zabel
261f3ff2 6b375400

+56
+56
Documentation/devicetree/bindings/reset/renesas,rzv2h-usb2phy-reset.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/reset/renesas,rzv2h-usb2phy-reset.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Renesas RZ/V2H(P) USB2PHY Port reset Control 8 + 9 + maintainers: 10 + - Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> 11 + 12 + description: 13 + The RZ/V2H(P) USB2PHY Control mainly controls Port reset and power down of the 14 + USB2.0 PHY. 15 + 16 + properties: 17 + compatible: 18 + const: renesas,r9a09g057-usb2phy-reset # RZ/V2H(P) 19 + 20 + reg: 21 + maxItems: 1 22 + 23 + clocks: 24 + maxItems: 1 25 + 26 + resets: 27 + maxItems: 1 28 + 29 + power-domains: 30 + maxItems: 1 31 + 32 + '#reset-cells': 33 + const: 0 34 + 35 + required: 36 + - compatible 37 + - reg 38 + - clocks 39 + - resets 40 + - power-domains 41 + - '#reset-cells' 42 + 43 + additionalProperties: false 44 + 45 + examples: 46 + - | 47 + #include <dt-bindings/clock/renesas,r9a09g057-cpg.h> 48 + 49 + reset-controller@15830000 { 50 + compatible = "renesas,r9a09g057-usb2phy-reset"; 51 + reg = <0x15830000 0x10000>; 52 + clocks = <&cpg CPG_MOD 0xb6>; 53 + resets = <&cpg 0xaf>; 54 + power-domains = <&cpg>; 55 + #reset-cells = <0>; 56 + };