Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: soc: Add fsl,imx23-digctl.yaml for i.MX23 and i.MX28

Add fsl,imx23-digctl.yaml for i.MX23 and i.MX28 to fix below CHECK_DTB
warning:

arch/arm/boot/dts/nxp/mxs/imx23-sansa.dtb: /apb@80000000/apbh-bus@80000000/digctl@8001c000:
failed to match any schema with compatible: ['fsl,imx23-digctl']

Signed-off-by: Frank Li <Frank.Li@nxp.com>
Link: https://lore.kernel.org/r/20250528183549.694434-1-Frank.Li@nxp.com
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>

authored by

Frank Li and committed by
Rob Herring (Arm)
28ddb755 19272b37

+53
+53
Documentation/devicetree/bindings/soc/fsl/fsl,imx23-digctl.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/soc/fsl/fsl,imx23-digctl.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Freescale mxs digctrl for i.MX23/i.MX28 8 + 9 + description: | 10 + The digital control block provides overall control of various items within 11 + the top digital block of the chip, including: 12 + - Default first-level page table (DFLPT) controls 13 + - HCLK performance counter 14 + - Free-running microseconds counter 15 + - Entropy control 16 + - BIST controls for ARM Core and On-Chip RAM 17 + - Chip Revision register 18 + - USB loop back congtrol 19 + - Other miscellaneous controls 20 + 21 + maintainers: 22 + - Frank Li <Frank.Li@nxp.com> 23 + 24 + properties: 25 + compatible: 26 + oneOf: 27 + - items: 28 + - enum: 29 + - fsl,imx28-digctl 30 + - const: fsl,imx23-digctl 31 + - const: fsl,imx23-digctl 32 + 33 + reg: 34 + maxItems: 1 35 + 36 + interrupts: 37 + maxItems: 1 38 + 39 + required: 40 + - compatible 41 + - reg 42 + - interrupts 43 + 44 + additionalProperties: false 45 + 46 + examples: 47 + - | 48 + digctl@8001c000 { 49 + compatible = "fsl,imx28-digctl", "fsl,imx23-digctl"; 50 + reg = <0x8001c000 0x2000>; 51 + interrupts = <89>; 52 + }; 53 +