tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

ARM: dts: rockchip: Add Edgeble Neural Compute Module 2(Neu2) IO board

Neural Compute Module 2(Neu2) IO board is an industrial form factor
evaluation board from Edgeble AI.

General features:
- microSD slot
- MIPI DSI connector
- 2x USB Host
- 1x USB OTG
- Ethernet
- mini PCIe
- Onboard PoE
- RS485, RS232, CAN
- Micro Phone array
- Speaker
- RTC battery slot
- 40-pin expansion

Neu2 needs to mount on top of this IO board in order to create complete
Edgeble Neural Compute Module 2(Neu2) IO platform.

Add support for it.

Signed-off-by: Jagan Teki <jagan@edgeble.ai>
Link: https://lore.kernel.org/r/20221129075424.189655-9-jagan@edgeble.ai
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

authored by

Jagan Teki and committed by
Heiko Stuebner 2ec8afbc c973953e

+43
+1
arch/arm/boot/dts/Makefile
··· 1127 1127 dtb-$(CONFIG_ARCH_ROCKCHIP) += \ 1128 1128 rv1108-elgin-r1.dtb \ 1129 1129 rv1108-evb.dtb \ 1130 + rv1126-edgeble-neu2-io.dtb \ 1130 1131 rk3036-evb.dtb \ 1131 1132 rk3036-kylin.dtb \ 1132 1133 rk3066a-bqcurie2.dtb \
+42
arch/arm/boot/dts/rv1126-edgeble-neu2-io.dts
··· 1 + // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 2 + /* 3 + * Copyright (c) 2020 Rockchip Electronics Co., Ltd. 4 + * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd. 5 + */ 6 + 7 + /dts-v1/; 8 + #include "rv1126.dtsi" 9 + #include "rv1126-edgeble-neu2.dtsi" 10 + 11 + / { 12 + model = "Edgeble Neu2 IO Board"; 13 + compatible = "edgeble,neural-compute-module-2-io", 14 + "edgeble,neural-compute-module-2", "rockchip,rv1126"; 15 + 16 + aliases { 17 + serial2 = &uart2; 18 + }; 19 + 20 + chosen { 21 + stdout-path = "serial2:1500000n8"; 22 + }; 23 + }; 24 + 25 + &sdmmc { 26 + bus-width = <4>; 27 + cap-mmc-highspeed; 28 + cap-sd-highspeed; 29 + card-detect-delay = <200>; 30 + pinctrl-names = "default"; 31 + pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_bus4 &sdmmc0_det>; 32 + rockchip,default-sample-phase = <90>; 33 + sd-uhs-sdr12; 34 + sd-uhs-sdr25; 35 + sd-uhs-sdr104; 36 + vqmmc-supply = <&vccio_sd>; 37 + status = "okay"; 38 + }; 39 + 40 + &uart2 { 41 + status = "okay"; 42 + };