Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

perf/x86/intel/cstate: Add Pantherlake support

Like Lunarlake, Pantherlake supports CC1/CC6/CC7 and PC2/PC6/PC10.

Signed-off-by: Zhang Rui <rui.zhang@intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Reviewed-by: Kan Liang <kan.liang@linux.intel.com>
Reviewed-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
Link: https://patch.msgid.link/20251023223754.1743928-4-zide.chen@intel.com

authored by

Zhang Rui and committed by
Peter Zijlstra
34976eaf 4ba45f04

+8 -6
+8 -6
arch/x86/events/intel/cstate.c
··· 41 41 * MSR_CORE_C1_RES: CORE C1 Residency Counter 42 42 * perf code: 0x00 43 43 * Available model: SLM,AMT,GLM,CNL,ICX,TNT,ADL,RPL 44 - * MTL,SRF,GRR,ARL,LNL 44 + * MTL,SRF,GRR,ARL,LNL,PTL 45 45 * Scope: Core (each processor core has a MSR) 46 46 * MSR_CORE_C3_RESIDENCY: CORE C3 Residency Counter 47 47 * perf code: 0x01 ··· 53 53 * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW, 54 54 * SKL,KNL,GLM,CNL,KBL,CML,ICL,ICX, 55 55 * TGL,TNT,RKL,ADL,RPL,SPR,MTL,SRF, 56 - * GRR,ARL,LNL 56 + * GRR,ARL,LNL,PTL 57 57 * Scope: Core 58 58 * MSR_CORE_C7_RESIDENCY: CORE C7 Residency Counter 59 59 * perf code: 0x03 60 60 * Available model: SNB,IVB,HSW,BDW,SKL,CNL,KBL,CML, 61 - * ICL,TGL,RKL,ADL,RPL,MTL,ARL,LNL 61 + * ICL,TGL,RKL,ADL,RPL,MTL,ARL,LNL, 62 + * PTL 62 63 * Scope: Core 63 64 * MSR_PKG_C2_RESIDENCY: Package C2 Residency Counter. 64 65 * perf code: 0x00 65 66 * Available model: SNB,IVB,HSW,BDW,SKL,KNL,GLM,CNL, 66 67 * KBL,CML,ICL,ICX,TGL,TNT,RKL,ADL, 67 - * RPL,SPR,MTL,ARL,LNL,SRF 68 + * RPL,SPR,MTL,ARL,LNL,SRF,PTL 68 69 * Scope: Package (physical package) 69 70 * MSR_PKG_C3_RESIDENCY: Package C3 Residency Counter. 70 71 * perf code: 0x01 ··· 78 77 * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW, 79 78 * SKL,KNL,GLM,CNL,KBL,CML,ICL,ICX, 80 79 * TGL,TNT,RKL,ADL,RPL,SPR,MTL,SRF, 81 - * ARL,LNL 80 + * ARL,LNL,PTL 82 81 * Scope: Package (physical package) 83 82 * MSR_PKG_C7_RESIDENCY: Package C7 Residency Counter. 84 83 * perf code: 0x03 ··· 97 96 * MSR_PKG_C10_RESIDENCY: Package C10 Residency Counter. 98 97 * perf code: 0x06 99 98 * Available model: HSW ULT,KBL,GLM,CNL,CML,ICL,TGL, 100 - * TNT,RKL,ADL,RPL,MTL,ARL,LNL 99 + * TNT,RKL,ADL,RPL,MTL,ARL,LNL,PTL 101 100 * Scope: Package (physical package) 102 101 * MSR_MODULE_C6_RES_MS: Module C6 Residency Counter. 103 102 * perf code: 0x00 ··· 653 652 X86_MATCH_VFM(INTEL_ARROWLAKE_H, &adl_cstates), 654 653 X86_MATCH_VFM(INTEL_ARROWLAKE_U, &adl_cstates), 655 654 X86_MATCH_VFM(INTEL_LUNARLAKE_M, &lnl_cstates), 655 + X86_MATCH_VFM(INTEL_PANTHERLAKE_L, &lnl_cstates), 656 656 { }, 657 657 }; 658 658 MODULE_DEVICE_TABLE(x86cpu, intel_cstates_match);