tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: net: mediatek,net: allow up to 8 IRQs

Increase the maximum IRQ count to 8 (4 FE + 4 RSS/LRO).

Frame-engine-IRQs (max 4):
MT7621, MT7628: 1 FE-IRQ
MT7622, MT7623: 3 FE-IRQs (only two used by the driver for now)
MT7981, MT7986, MT7988: 4 FE-IRQs (only two used by the driver for now)

Mediatek Filogic SoCs (mt798x) have 4 additional IRQs for RSS and/or
LRO. So MT798x have 8 IRQs in total.

MT7981 does not have a ethernet-node yet.
MT7986 Ethernet node is updated with RSS/LRO IRQs in this series.
MT7988 Ethernet node is added in this series.

Signed-off-by: Frank Wunderlich <frank-w@public-files.de>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://patch.msgid.link/20250709111147.11843-3-linux@fw-web.de
Signed-off-by: Jakub Kicinski <kuba@kernel.org>

authored by

Frank Wunderlich and committed by
Jakub Kicinski 356dea0b 29712b43

+9 -5
+9 -5
Documentation/devicetree/bindings/net/mediatek,net.yaml
··· 40 40 41 41 interrupts: 42 42 minItems: 1 43 - maxItems: 4 43 + maxItems: 8 44 44 45 45 power-domains: 46 46 maxItems: 1 ··· 272 272 then: 273 273 properties: 274 274 interrupts: 275 - minItems: 4 275 + minItems: 8 276 276 277 277 clocks: 278 278 minItems: 15 ··· 310 310 then: 311 311 properties: 312 312 interrupts: 313 - minItems: 4 313 + minItems: 8 314 314 315 315 clocks: 316 316 minItems: 15 ··· 348 348 then: 349 349 properties: 350 350 interrupts: 351 - minItems: 4 351 + minItems: 8 352 352 353 353 clocks: 354 354 minItems: 24 ··· 507 507 interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>, 508 508 <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>, 509 509 <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>, 510 - <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>; 510 + <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>, 511 + <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>, 512 + <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>, 513 + <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>, 514 + <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>; 511 515 clocks = <&ethsys CLK_ETH_FE_EN>, 512 516 <&ethsys CLK_ETH_GP2_EN>, 513 517 <&ethsys CLK_ETH_GP1_EN>,