tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

drm/amdgpu: Remove gfxoff usage

GFXOFF is not valid for these IP versions. Also, SDMA v4.4.2 is not in
GFX domain.

Signed-off-by: Lijo Lazar <lijo.lazar@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

authored by

Lijo Lazar and committed by
Alex Deucher 3f1e050c d2382f29

-6
-4
drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c
··· 4657 4657 4658 4658 num_xcc = NUM_XCC(adev->gfx.xcc_mask); 4659 4659 4660 - amdgpu_gfx_off_ctrl(adev, false); 4661 4660 for (xcc_id = 0; xcc_id < num_xcc; xcc_id++) { 4662 4661 xcc_offset = xcc_id * reg_count; 4663 4662 for (i = 0; i < reg_count; i++) ··· 4664 4665 RREG32(SOC15_REG_ENTRY_OFFSET_INST(gc_reg_list_9_4_3[i], 4665 4666 GET_INST(GC, xcc_id))); 4666 4667 } 4667 - amdgpu_gfx_off_ctrl(adev, true); 4668 4668 4669 4669 /* dump compute queue registers for all instances */ 4670 4670 if (!adev->gfx.ip_dump_compute_queues) ··· 4672 4674 num_inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * 4673 4675 adev->gfx.mec.num_queue_per_pipe; 4674 4676 reg_count = ARRAY_SIZE(gc_cp_reg_list_9_4_3); 4675 - amdgpu_gfx_off_ctrl(adev, false); 4676 4677 mutex_lock(&adev->srbm_mutex); 4677 4678 for (xcc_id = 0; xcc_id < num_xcc; xcc_id++) { 4678 4679 xcc_offset = xcc_id * reg_count * num_inst; ··· 4698 4701 } 4699 4702 soc15_grbm_select(adev, 0, 0, 0, 0, 0); 4700 4703 mutex_unlock(&adev->srbm_mutex); 4701 - amdgpu_gfx_off_ctrl(adev, true); 4702 4704 } 4703 4705 4704 4706 static void gfx_v9_4_3_ring_emit_cleaner_shader(struct amdgpu_ring *ring)
-2
drivers/gpu/drm/amd/amdgpu/sdma_v4_4_2.c
··· 1950 1950 if (!adev->sdma.ip_dump) 1951 1951 return; 1952 1952 1953 - amdgpu_gfx_off_ctrl(adev, false); 1954 1953 for (i = 0; i < adev->sdma.num_instances; i++) { 1955 1954 instance_offset = i * reg_count; 1956 1955 for (j = 0; j < reg_count; j++) ··· 1957 1958 RREG32(sdma_v4_4_2_get_reg_offset(adev, i, 1958 1959 sdma_reg_list_4_4_2[j].reg_offset)); 1959 1960 } 1960 - amdgpu_gfx_off_ctrl(adev, true); 1961 1961 } 1962 1962 1963 1963 const struct amd_ip_funcs sdma_v4_4_2_ip_funcs = {