Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: timer: Add Realtek SYSTIMER

The Realtek SYSTIMER (System Timer) is a 64-bit global hardware counter
operating at a fixed 1MHz frequency. Thanks to its compare match
interrupt capability, the timer natively supports oneshot mode for tick
broadcast functionality.

Signed-off-by: Hao-Wen Ting <haowen.ting@realtek.com>
Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org>
Link: https://patch.msgid.link/20251126060110.198330-2-haowen.ting@realtek.com

authored by

Hao-Wen Ting and committed by
Daniel Lezcano
40caba2b ed92a968

+47
+47
Documentation/devicetree/bindings/timer/realtek,rtd1625-systimer.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/timer/realtek,rtd1625-systimer.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Realtek System Timer 8 + 9 + maintainers: 10 + - Hao-Wen Ting <haowen.ting@realtek.com> 11 + 12 + description: 13 + The Realtek SYSTIMER (System Timer) is a 64-bit global hardware counter operating 14 + at a fixed 1MHz frequency. Thanks to its compare match interrupt capability, 15 + the timer natively supports oneshot mode for tick broadcast functionality. 16 + 17 + properties: 18 + compatible: 19 + oneOf: 20 + - const: realtek,rtd1625-systimer 21 + - items: 22 + - const: realtek,rtd1635-systimer 23 + - const: realtek,rtd1625-systimer 24 + 25 + reg: 26 + maxItems: 1 27 + 28 + interrupts: 29 + maxItems: 1 30 + 31 + required: 32 + - compatible 33 + - reg 34 + - interrupts 35 + 36 + additionalProperties: false 37 + 38 + examples: 39 + - | 40 + #include <dt-bindings/interrupt-controller/arm-gic.h> 41 + 42 + timer@89420 { 43 + compatible = "realtek,rtd1635-systimer", 44 + "realtek,rtd1625-systimer"; 45 + reg = <0x89420 0x18>; 46 + interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; 47 + };