Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: media: Convert MediaTek mt8173-vpu bindings to DT schema
Convert the existing text-based DT bindings for Mediatek MT8173 Video
Processor Unit to a DT schema.
Signed-off-by: Ariel D'Alessandro <ariel.dalessandro@collabora.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
[robh: update MAINTAINERS and mediatek-mdp.txt references]
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
authored by
Ariel D'Alessandro
and committed by
Rob Herring (Arm)
49ceb031
37020f86
+77
-33
+74
Documentation/devicetree/bindings/media/mediatek,mt8173-vpu.yaml
+74
Documentation/devicetree/bindings/media/mediatek,mt8173-vpu.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/media/mediatek,mt8173-vpu.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Mediatek MT8173 Video Processor Unit
8
+
9
+
maintainers:
10
+
- Ariel D'Alessandro <ariel.dalessandro@collabora.com>
11
+
12
+
description:
13
+
Video Processor Unit is a HW video controller. It controls HW Codec including
14
+
H.264/VP8/VP9 Decode, H.264/VP8 Encode and Image Processor (scale/rotate/color
15
+
convert).
16
+
17
+
properties:
18
+
compatible:
19
+
const: mediatek,mt8173-vpu
20
+
21
+
reg:
22
+
maxItems: 2
23
+
24
+
reg-names:
25
+
items:
26
+
- const: tcm
27
+
- const: cfg_reg
28
+
29
+
interrupts:
30
+
maxItems: 1
31
+
32
+
clocks:
33
+
maxItems: 1
34
+
35
+
clock-names:
36
+
items:
37
+
- const: main
38
+
39
+
memory-region:
40
+
maxItems: 1
41
+
42
+
required:
43
+
- compatible
44
+
- reg
45
+
- reg-names
46
+
- interrupts
47
+
- clocks
48
+
- clock-names
49
+
- memory-region
50
+
51
+
additionalProperties: false
52
+
53
+
examples:
54
+
- |
55
+
#include <dt-bindings/clock/mt8173-clk.h>
56
+
#include <dt-bindings/interrupt-controller/arm-gic.h>
57
+
58
+
soc {
59
+
#address-cells = <2>;
60
+
#size-cells = <2>;
61
+
62
+
vpu: vpu@10020000 {
63
+
compatible = "mediatek,mt8173-vpu";
64
+
reg = <0 0x10020000 0 0x30000>,
65
+
<0 0x10050000 0 0x100>;
66
+
reg-names = "tcm", "cfg_reg";
67
+
interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
68
+
clocks = <&topckgen CLK_TOP_SCP_SEL>;
69
+
clock-names = "main";
70
+
memory-region = <&vpu_dma_reserved>;
71
+
};
72
+
};
73
+
74
+
...
+2
-1
Documentation/devicetree/bindings/media/mediatek-mdp.txt
+2
-1
Documentation/devicetree/bindings/media/mediatek-mdp.txt
···
5
5
Required properties (controller node):
6
6
- compatible: "mediatek,mt8173-mdp"
7
7
- mediatek,vpu: the node of video processor unit, see
8
-
Documentation/devicetree/bindings/media/mediatek-vpu.txt for details.
8
+
Documentation/devicetree/bindings/media/mediatek,mt8173-vpu.yaml for
9
+
details.
9
10
10
11
Required properties (all function blocks, child node):
11
12
- compatible: Should be one of
-31
Documentation/devicetree/bindings/media/mediatek-vpu.txt
-31
Documentation/devicetree/bindings/media/mediatek-vpu.txt
···
1
-
* Mediatek Video Processor Unit
2
-
3
-
Video Processor Unit is a HW video controller. It controls HW Codec including
4
-
H.264/VP8/VP9 Decode, H.264/VP8 Encode and Image Processor (scale/rotate/color convert).
5
-
6
-
Required properties:
7
-
- compatible: "mediatek,mt8173-vpu"
8
-
- reg: Must contain an entry for each entry in reg-names.
9
-
- reg-names: Must include the following entries:
10
-
"tcm": tcm base
11
-
"cfg_reg": Main configuration registers base
12
-
- interrupts: interrupt number to the cpu.
13
-
- clocks : clock name from clock manager
14
-
- clock-names: must be main. It is the main clock of VPU
15
-
16
-
Optional properties:
17
-
- memory-region: phandle to a node describing memory (see
18
-
Documentation/devicetree/bindings/reserved-memory/reserved-memory.txt)
19
-
to be used for VPU extended memory; if not present, VPU may be located
20
-
anywhere in the memory
21
-
22
-
Example:
23
-
vpu: vpu@10020000 {
24
-
compatible = "mediatek,mt8173-vpu";
25
-
reg = <0 0x10020000 0 0x30000>,
26
-
<0 0x10050000 0 0x100>;
27
-
reg-names = "tcm", "cfg_reg";
28
-
interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
29
-
clocks = <&topckgen TOP_SCP_SEL>;
30
-
clock-names = "main";
31
-
};
+1
-1
MAINTAINERS
+1
-1
MAINTAINERS
···
15540
15540
M: Yunfei Dong <yunfei.dong@mediatek.com>
15541
15541
S: Supported
15542
15542
F: Documentation/devicetree/bindings/media/mediatek,vcodec*.yaml
15543
-
F: Documentation/devicetree/bindings/media/mediatek-vpu.txt
15543
+
F: Documentation/devicetree/bindings/media/mediatek,mt8173-vpu.yaml
15544
15544
F: drivers/media/platform/mediatek/vcodec/
15545
15545
F: drivers/media/platform/mediatek/vpu/
15546
15546