Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock
This patch adds the new binding documentation for system clock
and functional clock on Mediatek MT8192.
Signed-off-by: Chun-Jie Chen <chun-jie.chen@mediatek.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20210726105719.15793-2-chun-jie.chen@mediatek.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
authored by
Chun-Jie Chen
and committed by
Stephen Boyd
4a803990
e73f0f0e
+264
+199
Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
+199
Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mt8192-clock.yaml#"
5
+
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
6
+
7
+
title: MediaTek Functional Clock Controller for MT8192
8
+
9
+
maintainers:
10
+
- Chun-Jie Chen <chun-jie.chen@mediatek.com>
11
+
12
+
description:
13
+
The Mediatek functional clock controller provides various clocks on MT8192.
14
+
15
+
properties:
16
+
compatible:
17
+
items:
18
+
- enum:
19
+
- mediatek,mt8192-scp_adsp
20
+
- mediatek,mt8192-imp_iic_wrap_c
21
+
- mediatek,mt8192-imp_iic_wrap_e
22
+
- mediatek,mt8192-imp_iic_wrap_s
23
+
- mediatek,mt8192-imp_iic_wrap_ws
24
+
- mediatek,mt8192-imp_iic_wrap_w
25
+
- mediatek,mt8192-imp_iic_wrap_n
26
+
- mediatek,mt8192-msdc_top
27
+
- mediatek,mt8192-msdc
28
+
- mediatek,mt8192-mfgcfg
29
+
- mediatek,mt8192-imgsys
30
+
- mediatek,mt8192-imgsys2
31
+
- mediatek,mt8192-vdecsys_soc
32
+
- mediatek,mt8192-vdecsys
33
+
- mediatek,mt8192-vencsys
34
+
- mediatek,mt8192-camsys
35
+
- mediatek,mt8192-camsys_rawa
36
+
- mediatek,mt8192-camsys_rawb
37
+
- mediatek,mt8192-camsys_rawc
38
+
- mediatek,mt8192-ipesys
39
+
- mediatek,mt8192-mdpsys
40
+
41
+
reg:
42
+
maxItems: 1
43
+
44
+
'#clock-cells':
45
+
const: 1
46
+
47
+
required:
48
+
- compatible
49
+
- reg
50
+
51
+
additionalProperties: false
52
+
53
+
examples:
54
+
- |
55
+
scp_adsp: clock-controller@10720000 {
56
+
compatible = "mediatek,mt8192-scp_adsp";
57
+
reg = <0x10720000 0x1000>;
58
+
#clock-cells = <1>;
59
+
};
60
+
61
+
- |
62
+
imp_iic_wrap_c: clock-controller@11007000 {
63
+
compatible = "mediatek,mt8192-imp_iic_wrap_c";
64
+
reg = <0x11007000 0x1000>;
65
+
#clock-cells = <1>;
66
+
};
67
+
68
+
- |
69
+
imp_iic_wrap_e: clock-controller@11cb1000 {
70
+
compatible = "mediatek,mt8192-imp_iic_wrap_e";
71
+
reg = <0x11cb1000 0x1000>;
72
+
#clock-cells = <1>;
73
+
};
74
+
75
+
- |
76
+
imp_iic_wrap_s: clock-controller@11d03000 {
77
+
compatible = "mediatek,mt8192-imp_iic_wrap_s";
78
+
reg = <0x11d03000 0x1000>;
79
+
#clock-cells = <1>;
80
+
};
81
+
82
+
- |
83
+
imp_iic_wrap_ws: clock-controller@11d23000 {
84
+
compatible = "mediatek,mt8192-imp_iic_wrap_ws";
85
+
reg = <0x11d23000 0x1000>;
86
+
#clock-cells = <1>;
87
+
};
88
+
89
+
- |
90
+
imp_iic_wrap_w: clock-controller@11e01000 {
91
+
compatible = "mediatek,mt8192-imp_iic_wrap_w";
92
+
reg = <0x11e01000 0x1000>;
93
+
#clock-cells = <1>;
94
+
};
95
+
96
+
- |
97
+
imp_iic_wrap_n: clock-controller@11f02000 {
98
+
compatible = "mediatek,mt8192-imp_iic_wrap_n";
99
+
reg = <0x11f02000 0x1000>;
100
+
#clock-cells = <1>;
101
+
};
102
+
103
+
- |
104
+
msdc_top: clock-controller@11f10000 {
105
+
compatible = "mediatek,mt8192-msdc_top";
106
+
reg = <0x11f10000 0x1000>;
107
+
#clock-cells = <1>;
108
+
};
109
+
110
+
- |
111
+
msdc: clock-controller@11f60000 {
112
+
compatible = "mediatek,mt8192-msdc";
113
+
reg = <0x11f60000 0x1000>;
114
+
#clock-cells = <1>;
115
+
};
116
+
117
+
- |
118
+
mfgcfg: clock-controller@13fbf000 {
119
+
compatible = "mediatek,mt8192-mfgcfg";
120
+
reg = <0x13fbf000 0x1000>;
121
+
#clock-cells = <1>;
122
+
};
123
+
124
+
- |
125
+
imgsys: clock-controller@15020000 {
126
+
compatible = "mediatek,mt8192-imgsys";
127
+
reg = <0x15020000 0x1000>;
128
+
#clock-cells = <1>;
129
+
};
130
+
131
+
- |
132
+
imgsys2: clock-controller@15820000 {
133
+
compatible = "mediatek,mt8192-imgsys2";
134
+
reg = <0x15820000 0x1000>;
135
+
#clock-cells = <1>;
136
+
};
137
+
138
+
- |
139
+
vdecsys_soc: clock-controller@1600f000 {
140
+
compatible = "mediatek,mt8192-vdecsys_soc";
141
+
reg = <0x1600f000 0x1000>;
142
+
#clock-cells = <1>;
143
+
};
144
+
145
+
- |
146
+
vdecsys: clock-controller@1602f000 {
147
+
compatible = "mediatek,mt8192-vdecsys";
148
+
reg = <0x1602f000 0x1000>;
149
+
#clock-cells = <1>;
150
+
};
151
+
152
+
- |
153
+
vencsys: clock-controller@17000000 {
154
+
compatible = "mediatek,mt8192-vencsys";
155
+
reg = <0x17000000 0x1000>;
156
+
#clock-cells = <1>;
157
+
};
158
+
159
+
- |
160
+
camsys: clock-controller@1a000000 {
161
+
compatible = "mediatek,mt8192-camsys";
162
+
reg = <0x1a000000 0x1000>;
163
+
#clock-cells = <1>;
164
+
};
165
+
166
+
- |
167
+
camsys_rawa: clock-controller@1a04f000 {
168
+
compatible = "mediatek,mt8192-camsys_rawa";
169
+
reg = <0x1a04f000 0x1000>;
170
+
#clock-cells = <1>;
171
+
};
172
+
173
+
- |
174
+
camsys_rawb: clock-controller@1a06f000 {
175
+
compatible = "mediatek,mt8192-camsys_rawb";
176
+
reg = <0x1a06f000 0x1000>;
177
+
#clock-cells = <1>;
178
+
};
179
+
180
+
- |
181
+
camsys_rawc: clock-controller@1a08f000 {
182
+
compatible = "mediatek,mt8192-camsys_rawc";
183
+
reg = <0x1a08f000 0x1000>;
184
+
#clock-cells = <1>;
185
+
};
186
+
187
+
- |
188
+
ipesys: clock-controller@1b000000 {
189
+
compatible = "mediatek,mt8192-ipesys";
190
+
reg = <0x1b000000 0x1000>;
191
+
#clock-cells = <1>;
192
+
};
193
+
194
+
- |
195
+
mdpsys: clock-controller@1f000000 {
196
+
compatible = "mediatek,mt8192-mdpsys";
197
+
reg = <0x1f000000 0x1000>;
198
+
#clock-cells = <1>;
199
+
};
+65
Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
+65
Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mt8192-sys-clock.yaml#"
5
+
$schema: "http://devicetree.org/meta-schemas/core.yaml#"
6
+
7
+
title: MediaTek System Clock Controller for MT8192
8
+
9
+
maintainers:
10
+
- Chun-Jie Chen <chun-jie.chen@mediatek.com>
11
+
12
+
description:
13
+
The Mediatek system clock controller provides various clocks and system configuration
14
+
like reset and bus protection on MT8192.
15
+
16
+
properties:
17
+
compatible:
18
+
items:
19
+
- enum:
20
+
- mediatek,mt8192-topckgen
21
+
- mediatek,mt8192-infracfg
22
+
- mediatek,mt8192-pericfg
23
+
- mediatek,mt8192-apmixedsys
24
+
- const: syscon
25
+
26
+
reg:
27
+
maxItems: 1
28
+
29
+
'#clock-cells':
30
+
const: 1
31
+
32
+
required:
33
+
- compatible
34
+
- reg
35
+
36
+
additionalProperties: false
37
+
38
+
examples:
39
+
- |
40
+
topckgen: syscon@10000000 {
41
+
compatible = "mediatek,mt8192-topckgen", "syscon";
42
+
reg = <0x10000000 0x1000>;
43
+
#clock-cells = <1>;
44
+
};
45
+
46
+
- |
47
+
infracfg: syscon@10001000 {
48
+
compatible = "mediatek,mt8192-infracfg", "syscon";
49
+
reg = <0x10001000 0x1000>;
50
+
#clock-cells = <1>;
51
+
};
52
+
53
+
- |
54
+
pericfg: syscon@10003000 {
55
+
compatible = "mediatek,mt8192-pericfg", "syscon";
56
+
reg = <0x10003000 0x1000>;
57
+
#clock-cells = <1>;
58
+
};
59
+
60
+
- |
61
+
apmixedsys: syscon@1000c000 {
62
+
compatible = "mediatek,mt8192-apmixedsys", "syscon";
63
+
reg = <0x1000c000 0x1000>;
64
+
#clock-cells = <1>;
65
+
};