tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: usb: document the Renesas UPD720201/UPD720202 USB 3.0 xHCI Host Controller

Document the Renesas UPD720201/UPD720202 USB 3.0 xHCI Host Controller,
which connects over PCIe and requires specific power supplies to
start up.

Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
Link: https://patch.msgid.link/20260324-topic-sm8650-ayaneo-pocket-s2-upd-bindings-v2-1-b86a1543b76b@linaro.org
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

authored by

Neil Armstrong and committed by
Greg Kroah-Hartman 4f95526e e44297dd

+63
+63
Documentation/devicetree/bindings/usb/renesas,upd720201-pci.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/usb/renesas,upd720201-pci.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: UPD720201/UPD720202 USB 3.0 xHCI Host Controller (PCIe) 8 + 9 + maintainers: 10 + - Neil Armstrong <neil.armstrong@linaro.org> 11 + 12 + description: 13 + UPD720201 USB 3.0 xHCI Host Controller via PCIe x1 Gen2 interface. 14 + The UPD720202 supports up to two downstream ports, while UPD720201 15 + supports up to four downstream USB 3.0 rev1.0 ports. 16 + 17 + properties: 18 + compatible: 19 + enum: 20 + - pci1912,0014 # UPD720201 21 + - pci1912,0015 # UPD720202 22 + 23 + reg: 24 + maxItems: 1 25 + 26 + avdd33-supply: 27 + description: +3.3 V power supply for analog circuit 28 + 29 + vdd10-supply: 30 + description: +1.05 V power supply 31 + 32 + vdd33-supply: 33 + description: +3.3 V power supply 34 + 35 + required: 36 + - compatible 37 + - reg 38 + - avdd33-supply 39 + - vdd10-supply 40 + - vdd33-supply 41 + 42 + allOf: 43 + - $ref: usb-xhci.yaml 44 + 45 + additionalProperties: true 46 + 47 + examples: 48 + - | 49 + pcie@0 { 50 + reg = <0x0 0x1000>; 51 + ranges = <0x02000000 0x0 0x100000 0x10000000 0x0 0x0>; 52 + #address-cells = <3>; 53 + #size-cells = <2>; 54 + device_type = "pci"; 55 + 56 + usb-controller@0 { 57 + compatible = "pci1912,0014"; 58 + reg = <0x0 0x0 0x0 0x0 0x0>; 59 + avdd33-supply = <&avdd33_reg>; 60 + vdd10-supply = <&vdd10_reg>; 61 + vdd33-supply = <&vdd33_reg>; 62 + }; 63 + };