tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

Merge tag 'pinctrl-v6.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl

Pull pin control fixes from Linus Walleij:

- Fix the mt8189 register base name order back from being fixed broken

- Add REGMAP_MMIO to the pic64gx-gpio2 to avoid build breakages

- Mark the Qualcomm lpass-lpi pin controller GPIO chip instance as
sleeping to fix lock splats

- Update .mailmap with my new kernel.org address for all old mails
after maintainers ran into issues with this

* tag 'pinctrl-v6.19-2' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl:
pinctrl: qcom: lpass-lpi: mark the GPIO controller as sleeping
pinctrl: pic64gx-gpio2: Add REGMAP_MMIO dependency
Update .mailmap for Linus Walleij
pinctrl: mediatek: mt8189: restore previous register base name array order

Linus Torvalds 623fb991 5572ad8f

+7 -2
+4
.mailmap
··· 473 473 Linus Lüssing <linus.luessing@c0d3.blue> <linus.luessing@ascom.ch> 474 474 Linus Lüssing <linus.luessing@c0d3.blue> <linus.luessing@web.de> 475 475 Linus Lüssing <linus.luessing@c0d3.blue> <ll@simonwunderlich.de> 476 + Linus Walleij <linusw@kernel.org> <linus.walleij@ericsson.com> 477 + Linus Walleij <linusw@kernel.org> <linus.walleij@stericsson.com> 478 + Linus Walleij <linusw@kernel.org> <linus.walleij@linaro.org> 479 + Linus Walleij <linusw@kernel.org> <triad@df.lth.se> 476 480 <linux-hardening@vger.kernel.org> <kernel-hardening@lists.openwall.com> 477 481 Li Yang <leoyang.li@nxp.com> <leoli@freescale.com> 478 482 Li Yang <leoyang.li@nxp.com> <leo@zh-kernel.org>
+1
drivers/pinctrl/Kconfig
··· 491 491 depends on ARCH_MICROCHIP || COMPILE_TEST 492 492 depends on OF 493 493 select GENERIC_PINCONF 494 + select REGMAP_MMIO 494 495 default y 495 496 help 496 497 This selects the pinctrl driver for gpio2 on pic64gx.
+1 -1
drivers/pinctrl/mediatek/pinctrl-mt8189.c
··· 1642 1642 }; 1643 1643 1644 1644 static const char * const mt8189_pinctrl_register_base_names[] = { 1645 - "base", "lm", "rb0", "rb1", "bm0", "bm1", "bm2", "lt0", "lt1", "rt", 1645 + "base", "bm0", "bm1", "bm2", "lm", "lt0", "lt1", "rb0", "rb1", "rt", 1646 1646 }; 1647 1647 1648 1648 static const struct mtk_eint_hw mt8189_eint_hw = {
+1 -1
drivers/pinctrl/qcom/pinctrl-lpass-lpi.c
··· 498 498 pctrl->chip.base = -1; 499 499 pctrl->chip.ngpio = data->npins; 500 500 pctrl->chip.label = dev_name(dev); 501 - pctrl->chip.can_sleep = false; 501 + pctrl->chip.can_sleep = true; 502 502 503 503 mutex_init(&pctrl->lock); 504 504