Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: add QCOM SM6350 display clock bindings
Add device tree bindings for display clock controller for
Qualcomm Technology Inc's SM6350 SoC.
Signed-off-by: Konrad Dybcio <konrad.dybcio@somainline.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220222011534.3502-1-konrad.dybcio@somainline.org
authored by
Konrad Dybcio
and committed by
Bjorn Andersson
6914b82f
809b4828
+134
+86
Documentation/devicetree/bindings/clock/qcom,dispcc-sm6350.yaml
+86
Documentation/devicetree/bindings/clock/qcom,dispcc-sm6350.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,dispcc-sm6350.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Qualcomm Display Clock & Reset Controller Binding for SM6350
8
+
9
+
maintainers:
10
+
- Konrad Dybcio <konrad.dybcio@somainline.org>
11
+
12
+
description: |
13
+
Qualcomm display clock control module which supports the clocks, resets and
14
+
power domains on SM6350.
15
+
16
+
See also dt-bindings/clock/qcom,dispcc-sm6350.h.
17
+
18
+
properties:
19
+
compatible:
20
+
const: qcom,sm6350-dispcc
21
+
22
+
clocks:
23
+
items:
24
+
- description: Board XO source
25
+
- description: GPLL0 source from GCC
26
+
- description: Byte clock from DSI PHY
27
+
- description: Pixel clock from DSI PHY
28
+
- description: Link clock from DP PHY
29
+
- description: VCO DIV clock from DP PHY
30
+
31
+
clock-names:
32
+
items:
33
+
- const: bi_tcxo
34
+
- const: gcc_disp_gpll0_clk
35
+
- const: dsi0_phy_pll_out_byteclk
36
+
- const: dsi0_phy_pll_out_dsiclk
37
+
- const: dp_phy_pll_link_clk
38
+
- const: dp_phy_pll_vco_div_clk
39
+
40
+
'#clock-cells':
41
+
const: 1
42
+
43
+
'#reset-cells':
44
+
const: 1
45
+
46
+
'#power-domain-cells':
47
+
const: 1
48
+
49
+
reg:
50
+
maxItems: 1
51
+
52
+
required:
53
+
- compatible
54
+
- reg
55
+
- clocks
56
+
- clock-names
57
+
- '#clock-cells'
58
+
- '#reset-cells'
59
+
- '#power-domain-cells'
60
+
61
+
additionalProperties: false
62
+
63
+
examples:
64
+
- |
65
+
#include <dt-bindings/clock/qcom,gcc-sm6350.h>
66
+
#include <dt-bindings/clock/qcom,rpmh.h>
67
+
clock-controller@af00000 {
68
+
compatible = "qcom,sm6350-dispcc";
69
+
reg = <0x0af00000 0x20000>;
70
+
clocks = <&rpmhcc RPMH_CXO_CLK>,
71
+
<&gcc GCC_DISP_GPLL0_CLK>,
72
+
<&dsi_phy 0>,
73
+
<&dsi_phy 1>,
74
+
<&dp_phy 0>,
75
+
<&dp_phy 1>;
76
+
clock-names = "bi_tcxo",
77
+
"gcc_disp_gpll0_clk",
78
+
"dsi0_phy_pll_out_byteclk",
79
+
"dsi0_phy_pll_out_dsiclk",
80
+
"dp_phy_pll_link_clk",
81
+
"dp_phy_pll_vco_div_clk";
82
+
#clock-cells = <1>;
83
+
#reset-cells = <1>;
84
+
#power-domain-cells = <1>;
85
+
};
86
+
...
+48
include/dt-bindings/clock/qcom,dispcc-sm6350.h
+48
include/dt-bindings/clock/qcom,dispcc-sm6350.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
4
+
* Copyright (c) 2021, Konrad Dybcio <konrad.dybcio@somainline.org>
5
+
*/
6
+
7
+
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6350_H
8
+
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6350_H
9
+
10
+
/* DISP_CC clocks */
11
+
#define DISP_CC_PLL0 0
12
+
#define DISP_CC_MDSS_AHB_CLK 1
13
+
#define DISP_CC_MDSS_AHB_CLK_SRC 2
14
+
#define DISP_CC_MDSS_BYTE0_CLK 3
15
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
16
+
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
17
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
18
+
#define DISP_CC_MDSS_DP_AUX_CLK 7
19
+
#define DISP_CC_MDSS_DP_AUX_CLK_SRC 8
20
+
#define DISP_CC_MDSS_DP_CRYPTO_CLK 9
21
+
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC 10
22
+
#define DISP_CC_MDSS_DP_LINK_CLK 11
23
+
#define DISP_CC_MDSS_DP_LINK_CLK_SRC 12
24
+
#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC 13
25
+
#define DISP_CC_MDSS_DP_LINK_INTF_CLK 14
26
+
#define DISP_CC_MDSS_DP_PIXEL_CLK 15
27
+
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 16
28
+
#define DISP_CC_MDSS_ESC0_CLK 17
29
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 18
30
+
#define DISP_CC_MDSS_MDP_CLK 19
31
+
#define DISP_CC_MDSS_MDP_CLK_SRC 20
32
+
#define DISP_CC_MDSS_MDP_LUT_CLK 21
33
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 22
34
+
#define DISP_CC_MDSS_PCLK0_CLK 23
35
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 24
36
+
#define DISP_CC_MDSS_ROT_CLK 25
37
+
#define DISP_CC_MDSS_ROT_CLK_SRC 26
38
+
#define DISP_CC_MDSS_RSCC_AHB_CLK 27
39
+
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 28
40
+
#define DISP_CC_MDSS_VSYNC_CLK 29
41
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 30
42
+
#define DISP_CC_SLEEP_CLK 31
43
+
#define DISP_CC_XO_CLK 32
44
+
45
+
/* GDSCs */
46
+
#define MDSS_GDSC 0
47
+
48
+
#endif