Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
Merge tag 'renesas-r9a09g047-dt-binding-defs-tag1' into renesas-clk-for-v6.14
Renesas RZ/G3E DT Binding Definitions
DT bindings and binding definitions for the Renesas RZ/G3E (R9A09G047)
SoC, shared by driver and DT source files.
+47
-6
+9
-6
Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml
+9
-6
Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml
···
4
4
$id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml#
5
5
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
6
7
-
title: Renesas RZ/V2H(P) Clock Pulse Generator (CPG)
7
+
title: Renesas RZ/{G3E,V2H(P)} Clock Pulse Generator (CPG)
8
8
9
9
maintainers:
10
10
- Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
11
11
12
12
description:
13
-
On Renesas RZ/V2H(P) SoCs, the CPG (Clock Pulse Generator) handles generation
14
-
and control of clock signals for the IP modules, generation and control of resets,
15
-
and control over booting, low power consumption and power supply domains.
13
+
On Renesas RZ/{G3E,V2H(P)} SoCs, the CPG (Clock Pulse Generator) handles
14
+
generation and control of clock signals for the IP modules, generation and
15
+
control of resets, and control over booting, low power consumption and power
16
+
supply domains.
16
17
17
18
properties:
18
19
compatible:
19
-
const: renesas,r9a09g057-cpg
20
+
enum:
21
+
- renesas,r9a09g047-cpg # RZ/G3E
22
+
- renesas,r9a09g057-cpg # RZ/V2H
20
23
21
24
reg:
22
25
maxItems: 1
···
40
37
description: |
41
38
- For CPG core clocks, the two clock specifier cells must be "CPG_CORE"
42
39
and a core clock reference, as defined in
43
-
<dt-bindings/clock/renesas,r9a09g057-cpg.h>,
40
+
<dt-bindings/clock/renesas,r9a09g0*-cpg.h>,
44
41
- For module clocks, the two clock specifier cells must be "CPG_MOD" and
45
42
a module number. The module number is calculated as the CLKON register
46
43
offset index multiplied by 16, plus the actual bit in the register
+17
Documentation/devicetree/bindings/soc/renesas/renesas.yaml
+17
Documentation/devicetree/bindings/soc/renesas/renesas.yaml
···
525
525
- renesas,rzv2mevk2 # RZ/V2M Eval Board v2.0
526
526
- const: renesas,r9a09g011
527
527
528
+
- description: RZ/G3E (R9A09G047)
529
+
items:
530
+
- enum:
531
+
- renesas,smarc2-evk # RZ SMARC Carrier-II EVK
532
+
- enum:
533
+
- renesas,rzg3e-smarcm # RZ/G3E SMARC Module (SoM)
534
+
- enum:
535
+
- renesas,r9a09g047e27 # Dual Cortex-A55 + Cortex-M33 (15mm BGA)
536
+
- renesas,r9a09g047e28 # Dual Cortex-A55 + Cortex-M33 (21mm BGA)
537
+
- renesas,r9a09g047e37 # Dual Cortex-A55 + Cortex-M33 + Ethos-U55 (15mm BGA)
538
+
- renesas,r9a09g047e38 # Dual Cortex-A55 + Cortex-M33 + Ethos-U55 (21mm BGA)
539
+
- renesas,r9a09g047e47 # Quad Cortex-A55 + Cortex-M33 (15mm BGA)
540
+
- renesas,r9a09g047e48 # Quad Cortex-A55 + Cortex-M33 (21mm BGA)
541
+
- renesas,r9a09g047e57 # Quad Cortex-A55 + Cortex-M33 + Ethos-U55 (15mm BGA)
542
+
- renesas,r9a09g047e58 # Quad Cortex-A55 + Cortex-M33 + Ethos-U55 (21mm BGA)
543
+
- const: renesas,r9a09g047
544
+
528
545
- description: RZ/V2H(P) (R9A09G057)
529
546
items:
530
547
- enum:
+21
include/dt-bindings/clock/renesas,r9a09g047-cpg.h
+21
include/dt-bindings/clock/renesas,r9a09g047-cpg.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
*
3
+
* Copyright (C) 2024 Renesas Electronics Corp.
4
+
*/
5
+
#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__
6
+
#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__
7
+
8
+
#include <dt-bindings/clock/renesas-cpg-mssr.h>
9
+
10
+
/* Core Clock list */
11
+
#define R9A09G047_SYS_0_PCLK 0
12
+
#define R9A09G047_CA55_0_CORECLK0 1
13
+
#define R9A09G047_CA55_0_CORECLK1 2
14
+
#define R9A09G047_CA55_0_CORECLK2 3
15
+
#define R9A09G047_CA55_0_CORECLK3 4
16
+
#define R9A09G047_CA55_0_PERIPHCLK 5
17
+
#define R9A09G047_CM33_CLK0 6
18
+
#define R9A09G047_CST_0_SWCLKTCK 7
19
+
#define R9A09G047_IOTOP_0_SHCLK 8
20
+
21
+
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G047_CPG_H__ */