Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
serial: sh-sci: Merge sh-sci.h into sh-sci.c
Inline the contents of sh-sci.h into sh-sci.c and remove the
header file. The header only contained register definitions
and macros used exclusively by the sh-sci driver, making the
separate header unnecessary.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://patch.msgid.link/20251023104313.210989-3-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
authored by
Lad Prabhakar
and committed by
Greg Kroah-Hartman
719f3df3
8e2c0a9f
+175
-179
+175
-1
drivers/tty/serial/sh-sci.c
+175
-1
drivers/tty/serial/sh-sci.c
···
17
17
*/
18
18
#undef DEBUG
19
19
20
+
#include <linux/bitops.h>
20
21
#include <linux/clk.h>
21
22
#include <linux/console.h>
22
23
#include <linux/cpufreq.h>
···
29
28
#include <linux/errno.h>
30
29
#include <linux/init.h>
31
30
#include <linux/interrupt.h>
31
+
#include <linux/io.h>
32
32
#include <linux/ioport.h>
33
33
#include <linux/ktime.h>
34
34
#include <linux/major.h>
···
42
40
#include <linux/reset.h>
43
41
#include <linux/scatterlist.h>
44
42
#include <linux/serial.h>
43
+
#include <linux/serial_core.h>
45
44
#include <linux/serial_sci.h>
46
45
#include <linux/sh_dma.h>
47
46
#include <linux/slab.h>
···
60
57
#include "rsci.h"
61
58
#include "serial_mctrl_gpio.h"
62
59
#include "sh-sci-common.h"
63
-
#include "sh-sci.h"
60
+
61
+
#define SCI_MAJOR 204
62
+
#define SCI_MINOR_START 8
63
+
64
+
/*
65
+
* SCI register subset common for all port types.
66
+
* Not all registers will exist on all parts.
67
+
*/
68
+
enum {
69
+
SCSMR, /* Serial Mode Register */
70
+
SCBRR, /* Bit Rate Register */
71
+
SCSCR, /* Serial Control Register */
72
+
SCxSR, /* Serial Status Register */
73
+
SCFCR, /* FIFO Control Register */
74
+
SCFDR, /* FIFO Data Count Register */
75
+
SCxTDR, /* Transmit (FIFO) Data Register */
76
+
SCxRDR, /* Receive (FIFO) Data Register */
77
+
SCLSR, /* Line Status Register */
78
+
SCTFDR, /* Transmit FIFO Data Count Register */
79
+
SCRFDR, /* Receive FIFO Data Count Register */
80
+
SCSPTR, /* Serial Port Register */
81
+
HSSRR, /* Sampling Rate Register */
82
+
SCPCR, /* Serial Port Control Register */
83
+
SCPDR, /* Serial Port Data Register */
84
+
SCDL, /* BRG Frequency Division Register */
85
+
SCCKS, /* BRG Clock Select Register */
86
+
HSRTRGR, /* Rx FIFO Data Count Trigger Register */
87
+
HSTTRGR, /* Tx FIFO Data Count Trigger Register */
88
+
SEMR, /* Serial extended mode register */
89
+
};
90
+
91
+
/* SCSMR (Serial Mode Register) */
92
+
#define SCSMR_C_A BIT(7) /* Communication Mode */
93
+
#define SCSMR_CSYNC BIT(7) /* - Clocked synchronous mode */
94
+
#define SCSMR_ASYNC 0 /* - Asynchronous mode */
95
+
#define SCSMR_CHR BIT(6) /* 7-bit Character Length */
96
+
#define SCSMR_PE BIT(5) /* Parity Enable */
97
+
#define SCSMR_ODD BIT(4) /* Odd Parity */
98
+
#define SCSMR_STOP BIT(3) /* Stop Bit Length */
99
+
#define SCSMR_CKS 0x0003 /* Clock Select */
100
+
101
+
/* Serial Mode Register, SCIFA/SCIFB only bits */
102
+
#define SCSMR_CKEDG BIT(12) /* Transmit/Receive Clock Edge Select */
103
+
#define SCSMR_SRC_MASK 0x0700 /* Sampling Control */
104
+
#define SCSMR_SRC_16 0x0000 /* Sampling rate 1/16 */
105
+
#define SCSMR_SRC_5 0x0100 /* Sampling rate 1/5 */
106
+
#define SCSMR_SRC_7 0x0200 /* Sampling rate 1/7 */
107
+
#define SCSMR_SRC_11 0x0300 /* Sampling rate 1/11 */
108
+
#define SCSMR_SRC_13 0x0400 /* Sampling rate 1/13 */
109
+
#define SCSMR_SRC_17 0x0500 /* Sampling rate 1/17 */
110
+
#define SCSMR_SRC_19 0x0600 /* Sampling rate 1/19 */
111
+
#define SCSMR_SRC_27 0x0700 /* Sampling rate 1/27 */
112
+
113
+
/* Serial Control Register, SCI only bits */
114
+
#define SCSCR_TEIE BIT(2) /* Transmit End Interrupt Enable */
115
+
116
+
/* Serial Control Register, SCIFA/SCIFB only bits */
117
+
#define SCSCR_TDRQE BIT(15) /* Tx Data Transfer Request Enable */
118
+
#define SCSCR_RDRQE BIT(14) /* Rx Data Transfer Request Enable */
119
+
120
+
/* Serial Control Register, HSCIF-only bits */
121
+
#define HSSCR_TOT_SHIFT 14
122
+
123
+
/* SCxSR (Serial Status Register) on SCI */
124
+
#define SCI_TDRE BIT(7) /* Transmit Data Register Empty */
125
+
#define SCI_RDRF BIT(6) /* Receive Data Register Full */
126
+
#define SCI_ORER BIT(5) /* Overrun Error */
127
+
#define SCI_FER BIT(4) /* Framing Error */
128
+
#define SCI_PER BIT(3) /* Parity Error */
129
+
#define SCI_TEND BIT(2) /* Transmit End */
130
+
#define SCI_RESERVED 0x03 /* All reserved bits */
131
+
132
+
#define SCI_DEFAULT_ERROR_MASK (SCI_PER | SCI_FER)
133
+
134
+
#define SCI_RDxF_CLEAR (u32)(~(SCI_RESERVED | SCI_RDRF))
135
+
#define SCI_ERROR_CLEAR (u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))
136
+
#define SCI_TDxE_CLEAR (u32)(~(SCI_RESERVED | SCI_TEND | SCI_TDRE))
137
+
#define SCI_BREAK_CLEAR (u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))
138
+
139
+
/* SCxSR (Serial Status Register) on SCIF, SCIFA, SCIFB, HSCIF */
140
+
#define SCIF_ER BIT(7) /* Receive Error */
141
+
#define SCIF_TEND BIT(6) /* Transmission End */
142
+
#define SCIF_TDFE BIT(5) /* Transmit FIFO Data Empty */
143
+
#define SCIF_BRK BIT(4) /* Break Detect */
144
+
#define SCIF_FER BIT(3) /* Framing Error */
145
+
#define SCIF_PER BIT(2) /* Parity Error */
146
+
#define SCIF_RDF BIT(1) /* Receive FIFO Data Full */
147
+
#define SCIF_DR BIT(0) /* Receive Data Ready */
148
+
/* SCIF only (optional) */
149
+
#define SCIF_PERC 0xf000 /* Number of Parity Errors */
150
+
#define SCIF_FERC 0x0f00 /* Number of Framing Errors */
151
+
/*SCIFA/SCIFB and SCIF on SH7705/SH7720/SH7721 only */
152
+
#define SCIFA_ORER BIT(9) /* Overrun Error */
153
+
154
+
#define SCIF_DEFAULT_ERROR_MASK (SCIF_PER | SCIF_FER | SCIF_BRK | SCIF_ER)
155
+
156
+
#define SCIF_RDxF_CLEAR (u32)(~(SCIF_DR | SCIF_RDF))
157
+
#define SCIF_ERROR_CLEAR (u32)(~(SCIF_PER | SCIF_FER | SCIF_ER))
158
+
#define SCIF_TDxE_CLEAR (u32)(~(SCIF_TDFE))
159
+
#define SCIF_BREAK_CLEAR (u32)(~(SCIF_PER | SCIF_FER | SCIF_BRK))
160
+
161
+
/* SCFCR (FIFO Control Register) */
162
+
#define SCFCR_RTRG1 BIT(7) /* Receive FIFO Data Count Trigger */
163
+
#define SCFCR_RTRG0 BIT(6)
164
+
#define SCFCR_TTRG1 BIT(5) /* Transmit FIFO Data Count Trigger */
165
+
#define SCFCR_TTRG0 BIT(4)
166
+
#define SCFCR_MCE BIT(3) /* Modem Control Enable */
167
+
#define SCFCR_TFRST BIT(2) /* Transmit FIFO Data Register Reset */
168
+
#define SCFCR_RFRST BIT(1) /* Receive FIFO Data Register Reset */
169
+
#define SCFCR_LOOP BIT(0) /* Loopback Test */
170
+
171
+
/* SCLSR (Line Status Register) on (H)SCIF */
172
+
#define SCLSR_TO BIT(2) /* Timeout */
173
+
#define SCLSR_ORER BIT(0) /* Overrun Error */
174
+
175
+
/* SCSPTR (Serial Port Register), optional */
176
+
#define SCSPTR_RTSIO BIT(7) /* Serial Port RTS# Pin Input/Output */
177
+
#define SCSPTR_RTSDT BIT(6) /* Serial Port RTS# Pin Data */
178
+
#define SCSPTR_CTSIO BIT(5) /* Serial Port CTS# Pin Input/Output */
179
+
#define SCSPTR_CTSDT BIT(4) /* Serial Port CTS# Pin Data */
180
+
#define SCSPTR_SCKIO BIT(3) /* Serial Port Clock Pin Input/Output */
181
+
#define SCSPTR_SCKDT BIT(2) /* Serial Port Clock Pin Data */
182
+
#define SCSPTR_SPB2IO BIT(1) /* Serial Port Break Input/Output */
183
+
#define SCSPTR_SPB2DT BIT(0) /* Serial Port Break Data */
184
+
185
+
/* HSSRR HSCIF */
186
+
#define HSCIF_SRE BIT(15) /* Sampling Rate Register Enable */
187
+
#define HSCIF_SRDE BIT(14) /* Sampling Point Register Enable */
188
+
189
+
#define HSCIF_SRHP_SHIFT 8
190
+
#define HSCIF_SRHP_MASK 0x0f00
191
+
192
+
/* SCPCR (Serial Port Control Register), SCIFA/SCIFB only */
193
+
#define SCPCR_RTSC BIT(4) /* Serial Port RTS# Pin / Output Pin */
194
+
#define SCPCR_CTSC BIT(3) /* Serial Port CTS# Pin / Input Pin */
195
+
#define SCPCR_SCKC BIT(2) /* Serial Port SCK Pin / Output Pin */
196
+
#define SCPCR_RXDC BIT(1) /* Serial Port RXD Pin / Input Pin */
197
+
#define SCPCR_TXDC BIT(0) /* Serial Port TXD Pin / Output Pin */
198
+
199
+
/* SCPDR (Serial Port Data Register), SCIFA/SCIFB only */
200
+
#define SCPDR_RTSD BIT(4) /* Serial Port RTS# Output Pin Data */
201
+
#define SCPDR_CTSD BIT(3) /* Serial Port CTS# Input Pin Data */
202
+
#define SCPDR_SCKD BIT(2) /* Serial Port SCK Output Pin Data */
203
+
#define SCPDR_RXDD BIT(1) /* Serial Port RXD Input Pin Data */
204
+
#define SCPDR_TXDD BIT(0) /* Serial Port TXD Output Pin Data */
205
+
206
+
/*
207
+
* BRG Clock Select Register (Some SCIF and HSCIF)
208
+
* The Baud Rate Generator for external clock can provide a clock source for
209
+
* the sampling clock. It outputs either its frequency divided clock, or the
210
+
* (undivided) (H)SCK external clock.
211
+
*/
212
+
#define SCCKS_CKS BIT(15) /* Select (H)SCK (1) or divided SC_CLK (0) */
213
+
#define SCCKS_XIN BIT(14) /* SC_CLK uses bus clock (1) or SCIF_CLK (0) */
214
+
215
+
#define SCxSR_TEND(port) (((port)->type == PORT_SCI) ? SCI_TEND : SCIF_TEND)
216
+
#define SCxSR_RDxF(port) (((port)->type == PORT_SCI) ? SCI_RDRF : SCIF_DR | SCIF_RDF)
217
+
#define SCxSR_TDxE(port) (((port)->type == PORT_SCI) ? SCI_TDRE : SCIF_TDFE)
218
+
#define SCxSR_FER(port) (((port)->type == PORT_SCI) ? SCI_FER : SCIF_FER)
219
+
#define SCxSR_PER(port) (((port)->type == PORT_SCI) ? SCI_PER : SCIF_PER)
220
+
#define SCxSR_BRK(port) (((port)->type == PORT_SCI) ? 0x00 : SCIF_BRK)
221
+
222
+
#define SCxSR_ERRORS(port) (to_sci_port(port)->params->error_mask)
223
+
224
+
#define SCxSR_RDxF_CLEAR(port) \
225
+
(((port)->type == PORT_SCI) ? SCI_RDxF_CLEAR : SCIF_RDxF_CLEAR)
226
+
#define SCxSR_ERROR_CLEAR(port) \
227
+
(to_sci_port(port)->params->error_clear)
228
+
#define SCxSR_TDxE_CLEAR(port) \
229
+
(((port)->type == PORT_SCI) ? SCI_TDxE_CLEAR : SCIF_TDxE_CLEAR)
230
+
#define SCxSR_BREAK_CLEAR(port) \
231
+
(((port)->type == PORT_SCI) ? SCI_BREAK_CLEAR : SCIF_BREAK_CLEAR)
64
232
65
233
#define SCIx_IRQ_IS_MUXED(port) \
66
234
((port)->irqs[SCIx_ERI_IRQ] == \
-178
drivers/tty/serial/sh-sci.h
-178
drivers/tty/serial/sh-sci.h
···
1
-
/* SPDX-License-Identifier: GPL-2.0 */
2
-
#include <linux/bitops.h>
3
-
#include <linux/serial_core.h>
4
-
#include <linux/io.h>
5
-
6
-
#define SCI_MAJOR 204
7
-
#define SCI_MINOR_START 8
8
-
9
-
10
-
/*
11
-
* SCI register subset common for all port types.
12
-
* Not all registers will exist on all parts.
13
-
*/
14
-
enum {
15
-
SCSMR, /* Serial Mode Register */
16
-
SCBRR, /* Bit Rate Register */
17
-
SCSCR, /* Serial Control Register */
18
-
SCxSR, /* Serial Status Register */
19
-
SCFCR, /* FIFO Control Register */
20
-
SCFDR, /* FIFO Data Count Register */
21
-
SCxTDR, /* Transmit (FIFO) Data Register */
22
-
SCxRDR, /* Receive (FIFO) Data Register */
23
-
SCLSR, /* Line Status Register */
24
-
SCTFDR, /* Transmit FIFO Data Count Register */
25
-
SCRFDR, /* Receive FIFO Data Count Register */
26
-
SCSPTR, /* Serial Port Register */
27
-
HSSRR, /* Sampling Rate Register */
28
-
SCPCR, /* Serial Port Control Register */
29
-
SCPDR, /* Serial Port Data Register */
30
-
SCDL, /* BRG Frequency Division Register */
31
-
SCCKS, /* BRG Clock Select Register */
32
-
HSRTRGR, /* Rx FIFO Data Count Trigger Register */
33
-
HSTTRGR, /* Tx FIFO Data Count Trigger Register */
34
-
SEMR, /* Serial extended mode register */
35
-
};
36
-
37
-
38
-
/* SCSMR (Serial Mode Register) */
39
-
#define SCSMR_C_A BIT(7) /* Communication Mode */
40
-
#define SCSMR_CSYNC BIT(7) /* - Clocked synchronous mode */
41
-
#define SCSMR_ASYNC 0 /* - Asynchronous mode */
42
-
#define SCSMR_CHR BIT(6) /* 7-bit Character Length */
43
-
#define SCSMR_PE BIT(5) /* Parity Enable */
44
-
#define SCSMR_ODD BIT(4) /* Odd Parity */
45
-
#define SCSMR_STOP BIT(3) /* Stop Bit Length */
46
-
#define SCSMR_CKS 0x0003 /* Clock Select */
47
-
48
-
/* Serial Mode Register, SCIFA/SCIFB only bits */
49
-
#define SCSMR_CKEDG BIT(12) /* Transmit/Receive Clock Edge Select */
50
-
#define SCSMR_SRC_MASK 0x0700 /* Sampling Control */
51
-
#define SCSMR_SRC_16 0x0000 /* Sampling rate 1/16 */
52
-
#define SCSMR_SRC_5 0x0100 /* Sampling rate 1/5 */
53
-
#define SCSMR_SRC_7 0x0200 /* Sampling rate 1/7 */
54
-
#define SCSMR_SRC_11 0x0300 /* Sampling rate 1/11 */
55
-
#define SCSMR_SRC_13 0x0400 /* Sampling rate 1/13 */
56
-
#define SCSMR_SRC_17 0x0500 /* Sampling rate 1/17 */
57
-
#define SCSMR_SRC_19 0x0600 /* Sampling rate 1/19 */
58
-
#define SCSMR_SRC_27 0x0700 /* Sampling rate 1/27 */
59
-
60
-
/* Serial Control Register, SCI only bits */
61
-
#define SCSCR_TEIE BIT(2) /* Transmit End Interrupt Enable */
62
-
63
-
/* Serial Control Register, SCIFA/SCIFB only bits */
64
-
#define SCSCR_TDRQE BIT(15) /* Tx Data Transfer Request Enable */
65
-
#define SCSCR_RDRQE BIT(14) /* Rx Data Transfer Request Enable */
66
-
67
-
/* Serial Control Register, HSCIF-only bits */
68
-
#define HSSCR_TOT_SHIFT 14
69
-
70
-
/* SCxSR (Serial Status Register) on SCI */
71
-
#define SCI_TDRE BIT(7) /* Transmit Data Register Empty */
72
-
#define SCI_RDRF BIT(6) /* Receive Data Register Full */
73
-
#define SCI_ORER BIT(5) /* Overrun Error */
74
-
#define SCI_FER BIT(4) /* Framing Error */
75
-
#define SCI_PER BIT(3) /* Parity Error */
76
-
#define SCI_TEND BIT(2) /* Transmit End */
77
-
#define SCI_RESERVED 0x03 /* All reserved bits */
78
-
79
-
#define SCI_DEFAULT_ERROR_MASK (SCI_PER | SCI_FER)
80
-
81
-
#define SCI_RDxF_CLEAR (u32)(~(SCI_RESERVED | SCI_RDRF))
82
-
#define SCI_ERROR_CLEAR (u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))
83
-
#define SCI_TDxE_CLEAR (u32)(~(SCI_RESERVED | SCI_TEND | SCI_TDRE))
84
-
#define SCI_BREAK_CLEAR (u32)(~(SCI_RESERVED | SCI_PER | SCI_FER | SCI_ORER))
85
-
86
-
/* SCxSR (Serial Status Register) on SCIF, SCIFA, SCIFB, HSCIF */
87
-
#define SCIF_ER BIT(7) /* Receive Error */
88
-
#define SCIF_TEND BIT(6) /* Transmission End */
89
-
#define SCIF_TDFE BIT(5) /* Transmit FIFO Data Empty */
90
-
#define SCIF_BRK BIT(4) /* Break Detect */
91
-
#define SCIF_FER BIT(3) /* Framing Error */
92
-
#define SCIF_PER BIT(2) /* Parity Error */
93
-
#define SCIF_RDF BIT(1) /* Receive FIFO Data Full */
94
-
#define SCIF_DR BIT(0) /* Receive Data Ready */
95
-
/* SCIF only (optional) */
96
-
#define SCIF_PERC 0xf000 /* Number of Parity Errors */
97
-
#define SCIF_FERC 0x0f00 /* Number of Framing Errors */
98
-
/*SCIFA/SCIFB and SCIF on SH7705/SH7720/SH7721 only */
99
-
#define SCIFA_ORER BIT(9) /* Overrun Error */
100
-
101
-
#define SCIF_DEFAULT_ERROR_MASK (SCIF_PER | SCIF_FER | SCIF_BRK | SCIF_ER)
102
-
103
-
#define SCIF_RDxF_CLEAR (u32)(~(SCIF_DR | SCIF_RDF))
104
-
#define SCIF_ERROR_CLEAR (u32)(~(SCIF_PER | SCIF_FER | SCIF_ER))
105
-
#define SCIF_TDxE_CLEAR (u32)(~(SCIF_TDFE))
106
-
#define SCIF_BREAK_CLEAR (u32)(~(SCIF_PER | SCIF_FER | SCIF_BRK))
107
-
108
-
/* SCFCR (FIFO Control Register) */
109
-
#define SCFCR_RTRG1 BIT(7) /* Receive FIFO Data Count Trigger */
110
-
#define SCFCR_RTRG0 BIT(6)
111
-
#define SCFCR_TTRG1 BIT(5) /* Transmit FIFO Data Count Trigger */
112
-
#define SCFCR_TTRG0 BIT(4)
113
-
#define SCFCR_MCE BIT(3) /* Modem Control Enable */
114
-
#define SCFCR_TFRST BIT(2) /* Transmit FIFO Data Register Reset */
115
-
#define SCFCR_RFRST BIT(1) /* Receive FIFO Data Register Reset */
116
-
#define SCFCR_LOOP BIT(0) /* Loopback Test */
117
-
118
-
/* SCLSR (Line Status Register) on (H)SCIF */
119
-
#define SCLSR_TO BIT(2) /* Timeout */
120
-
#define SCLSR_ORER BIT(0) /* Overrun Error */
121
-
122
-
/* SCSPTR (Serial Port Register), optional */
123
-
#define SCSPTR_RTSIO BIT(7) /* Serial Port RTS# Pin Input/Output */
124
-
#define SCSPTR_RTSDT BIT(6) /* Serial Port RTS# Pin Data */
125
-
#define SCSPTR_CTSIO BIT(5) /* Serial Port CTS# Pin Input/Output */
126
-
#define SCSPTR_CTSDT BIT(4) /* Serial Port CTS# Pin Data */
127
-
#define SCSPTR_SCKIO BIT(3) /* Serial Port Clock Pin Input/Output */
128
-
#define SCSPTR_SCKDT BIT(2) /* Serial Port Clock Pin Data */
129
-
#define SCSPTR_SPB2IO BIT(1) /* Serial Port Break Input/Output */
130
-
#define SCSPTR_SPB2DT BIT(0) /* Serial Port Break Data */
131
-
132
-
/* HSSRR HSCIF */
133
-
#define HSCIF_SRE BIT(15) /* Sampling Rate Register Enable */
134
-
#define HSCIF_SRDE BIT(14) /* Sampling Point Register Enable */
135
-
136
-
#define HSCIF_SRHP_SHIFT 8
137
-
#define HSCIF_SRHP_MASK 0x0f00
138
-
139
-
/* SCPCR (Serial Port Control Register), SCIFA/SCIFB only */
140
-
#define SCPCR_RTSC BIT(4) /* Serial Port RTS# Pin / Output Pin */
141
-
#define SCPCR_CTSC BIT(3) /* Serial Port CTS# Pin / Input Pin */
142
-
#define SCPCR_SCKC BIT(2) /* Serial Port SCK Pin / Output Pin */
143
-
#define SCPCR_RXDC BIT(1) /* Serial Port RXD Pin / Input Pin */
144
-
#define SCPCR_TXDC BIT(0) /* Serial Port TXD Pin / Output Pin */
145
-
146
-
/* SCPDR (Serial Port Data Register), SCIFA/SCIFB only */
147
-
#define SCPDR_RTSD BIT(4) /* Serial Port RTS# Output Pin Data */
148
-
#define SCPDR_CTSD BIT(3) /* Serial Port CTS# Input Pin Data */
149
-
#define SCPDR_SCKD BIT(2) /* Serial Port SCK Output Pin Data */
150
-
#define SCPDR_RXDD BIT(1) /* Serial Port RXD Input Pin Data */
151
-
#define SCPDR_TXDD BIT(0) /* Serial Port TXD Output Pin Data */
152
-
153
-
/*
154
-
* BRG Clock Select Register (Some SCIF and HSCIF)
155
-
* The Baud Rate Generator for external clock can provide a clock source for
156
-
* the sampling clock. It outputs either its frequency divided clock, or the
157
-
* (undivided) (H)SCK external clock.
158
-
*/
159
-
#define SCCKS_CKS BIT(15) /* Select (H)SCK (1) or divided SC_CLK (0) */
160
-
#define SCCKS_XIN BIT(14) /* SC_CLK uses bus clock (1) or SCIF_CLK (0) */
161
-
162
-
#define SCxSR_TEND(port) (((port)->type == PORT_SCI) ? SCI_TEND : SCIF_TEND)
163
-
#define SCxSR_RDxF(port) (((port)->type == PORT_SCI) ? SCI_RDRF : SCIF_DR | SCIF_RDF)
164
-
#define SCxSR_TDxE(port) (((port)->type == PORT_SCI) ? SCI_TDRE : SCIF_TDFE)
165
-
#define SCxSR_FER(port) (((port)->type == PORT_SCI) ? SCI_FER : SCIF_FER)
166
-
#define SCxSR_PER(port) (((port)->type == PORT_SCI) ? SCI_PER : SCIF_PER)
167
-
#define SCxSR_BRK(port) (((port)->type == PORT_SCI) ? 0x00 : SCIF_BRK)
168
-
169
-
#define SCxSR_ERRORS(port) (to_sci_port(port)->params->error_mask)
170
-
171
-
#define SCxSR_RDxF_CLEAR(port) \
172
-
(((port)->type == PORT_SCI) ? SCI_RDxF_CLEAR : SCIF_RDxF_CLEAR)
173
-
#define SCxSR_ERROR_CLEAR(port) \
174
-
(to_sci_port(port)->params->error_clear)
175
-
#define SCxSR_TDxE_CLEAR(port) \
176
-
(((port)->type == PORT_SCI) ? SCI_TDxE_CLEAR : SCIF_TDxE_CLEAR)
177
-
#define SCxSR_BREAK_CLEAR(port) \
178
-
(((port)->type == PORT_SCI) ? SCI_BREAK_CLEAR : SCIF_BREAK_CLEAR)