Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
clk: renesas: r9a09g057: Add clock and reset entries for RTC
Add module clock and reset entries for the RTC module on the Renesas RZ/V2H
(R9A09G057) SoC.
Signed-off-by: Ovidiu Panait <ovidiu.panait.rb@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251021080705.18116-2-ovidiu.panait.rb@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
authored by
Ovidiu Panait
and committed by
Geert Uytterhoeven
7a03ef9f
a7231aaf
+4
+4
drivers/clk/renesas/r9a09g057-cpg.c
+4
drivers/clk/renesas/r9a09g057-cpg.c
···
241
241
BUS_MSTOP(5, BIT(13))),
242
242
DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18,
243
243
BUS_MSTOP(5, BIT(13))),
244
+
DEF_MOD("rtc_0_clk_rtc", CLK_PLLCM33_DIV16, 5, 3, 2, 19,
245
+
BUS_MSTOP(3, BIT(11) | BIT(12))),
244
246
DEF_MOD("rspi_0_pclk", CLK_PLLCLN_DIV8, 5, 4, 2, 20,
245
247
BUS_MSTOP(11, BIT(0))),
246
248
DEF_MOD("rspi_0_pclk_sfr", CLK_PLLCLN_DIV8, 5, 5, 2, 21,
···
417
415
DEF_RST(7, 6, 3, 7), /* WDT_1_RESET */
418
416
DEF_RST(7, 7, 3, 8), /* WDT_2_RESET */
419
417
DEF_RST(7, 8, 3, 9), /* WDT_3_RESET */
418
+
DEF_RST(7, 9, 3, 10), /* RTC_0_RST_RTC */
419
+
DEF_RST(7, 10, 3, 11), /* RTC_0_RST_RTC_V */
420
420
DEF_RST(7, 11, 3, 12), /* RSPI_0_PRESETN */
421
421
DEF_RST(7, 12, 3, 13), /* RSPI_0_TRESETN */
422
422
DEF_RST(7, 13, 3, 14), /* RSPI_1_PRESETN */