Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: add QCOM SM6125 display clock bindings
Add device tree bindings for display clock controller for
Qualcomm Technology Inc's SM6125 SoC.
Signed-off-by: Martin Botka <martin.botka@somainline.org>
Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220303131812.302302-3-marijn.suijten@somainline.org
authored by
Martin Botka
and committed by
Bjorn Andersson
8397c9c0
620f5125
+128
+87
Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml
+87
Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,dispcc-sm6125.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Qualcomm Display Clock Controller Binding for SM6125
8
+
9
+
maintainers:
10
+
- Martin Botka <martin.botka@somainline.org>
11
+
12
+
description: |
13
+
Qualcomm display clock control module which supports the clocks and
14
+
power domains on SM6125.
15
+
16
+
See also:
17
+
dt-bindings/clock/qcom,dispcc-sm6125.h
18
+
19
+
properties:
20
+
compatible:
21
+
enum:
22
+
- qcom,sm6125-dispcc
23
+
24
+
clocks:
25
+
items:
26
+
- description: Board XO source
27
+
- description: Byte clock from DSI PHY0
28
+
- description: Pixel clock from DSI PHY0
29
+
- description: Pixel clock from DSI PHY1
30
+
- description: Link clock from DP PHY
31
+
- description: VCO DIV clock from DP PHY
32
+
- description: AHB config clock from GCC
33
+
34
+
clock-names:
35
+
items:
36
+
- const: bi_tcxo
37
+
- const: dsi0_phy_pll_out_byteclk
38
+
- const: dsi0_phy_pll_out_dsiclk
39
+
- const: dsi1_phy_pll_out_dsiclk
40
+
- const: dp_phy_pll_link_clk
41
+
- const: dp_phy_pll_vco_div_clk
42
+
- const: cfg_ahb_clk
43
+
44
+
'#clock-cells':
45
+
const: 1
46
+
47
+
'#power-domain-cells':
48
+
const: 1
49
+
50
+
reg:
51
+
maxItems: 1
52
+
53
+
required:
54
+
- compatible
55
+
- reg
56
+
- clocks
57
+
- clock-names
58
+
- '#clock-cells'
59
+
- '#power-domain-cells'
60
+
61
+
additionalProperties: false
62
+
63
+
examples:
64
+
- |
65
+
#include <dt-bindings/clock/qcom,rpmcc.h>
66
+
#include <dt-bindings/clock/qcom,gcc-sm6125.h>
67
+
clock-controller@5f00000 {
68
+
compatible = "qcom,sm6125-dispcc";
69
+
reg = <0x5f00000 0x20000>;
70
+
clocks = <&rpmcc RPM_SMD_XO_CLK_SRC>,
71
+
<&dsi0_phy 0>,
72
+
<&dsi0_phy 1>,
73
+
<&dsi1_phy 1>,
74
+
<&dp_phy 0>,
75
+
<&dp_phy 1>,
76
+
<&gcc GCC_DISP_AHB_CLK>;
77
+
clock-names = "bi_tcxo",
78
+
"dsi0_phy_pll_out_byteclk",
79
+
"dsi0_phy_pll_out_dsiclk",
80
+
"dsi1_phy_pll_out_dsiclk",
81
+
"dp_phy_pll_link_clk",
82
+
"dp_phy_pll_vco_div_clk",
83
+
"cfg_ahb_clk";
84
+
#clock-cells = <1>;
85
+
#power-domain-cells = <1>;
86
+
};
87
+
...
+41
include/dt-bindings/clock/qcom,dispcc-sm6125.h
+41
include/dt-bindings/clock/qcom,dispcc-sm6125.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6125_H
7
+
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6125_H
8
+
9
+
#define DISP_CC_PLL0 0
10
+
#define DISP_CC_MDSS_AHB_CLK 1
11
+
#define DISP_CC_MDSS_AHB_CLK_SRC 2
12
+
#define DISP_CC_MDSS_BYTE0_CLK 3
13
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
14
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 5
15
+
#define DISP_CC_MDSS_DP_AUX_CLK 6
16
+
#define DISP_CC_MDSS_DP_AUX_CLK_SRC 7
17
+
#define DISP_CC_MDSS_DP_CRYPTO_CLK 8
18
+
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC 9
19
+
#define DISP_CC_MDSS_DP_LINK_CLK 10
20
+
#define DISP_CC_MDSS_DP_LINK_CLK_SRC 11
21
+
#define DISP_CC_MDSS_DP_LINK_INTF_CLK 12
22
+
#define DISP_CC_MDSS_DP_PIXEL_CLK 13
23
+
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 14
24
+
#define DISP_CC_MDSS_ESC0_CLK 15
25
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 16
26
+
#define DISP_CC_MDSS_MDP_CLK 17
27
+
#define DISP_CC_MDSS_MDP_CLK_SRC 18
28
+
#define DISP_CC_MDSS_MDP_LUT_CLK 19
29
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 20
30
+
#define DISP_CC_MDSS_PCLK0_CLK 21
31
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 22
32
+
#define DISP_CC_MDSS_ROT_CLK 23
33
+
#define DISP_CC_MDSS_ROT_CLK_SRC 24
34
+
#define DISP_CC_MDSS_VSYNC_CLK 25
35
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 26
36
+
#define DISP_CC_XO_CLK 27
37
+
38
+
/* DISP_CC GDSCR */
39
+
#define MDSS_GDSC 0
40
+
41
+
#endif