tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: power: Add r8a779h0 SYSC power domain definitions

Add power domain indices for the Renesas R-Car V4M (R8A779H0) SoC.

Signed-off-by: Duy Nguyen <duy.nguyen.rh@renesas.com>
Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/c5cbef71178cada761e9da7bcbb6f21334f93ef8.1706194617.git.geert+renesas@glider.be
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>

authored by

Duy Nguyen and committed by
Ulf Hansson 8923149f 1fa8924a

+49
+49
include/dt-bindings/power/renesas,r8a779h0-sysc.h
··· 1 + /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ 2 + /* 3 + * Copyright (C) 2023 Renesas Electronics Corp. 4 + */ 5 + #ifndef __DT_BINDINGS_POWER_RENESAS_R8A779H0_SYSC_H__ 6 + #define __DT_BINDINGS_POWER_RENESAS_R8A779H0_SYSC_H__ 7 + 8 + /* 9 + * These power domain indices match the Power Domain Register Numbers (PDR) 10 + */ 11 + 12 + #define R8A779H0_PD_A1E0D0C0 0 13 + #define R8A779H0_PD_A1E0D0C1 1 14 + #define R8A779H0_PD_A1E0D0C2 2 15 + #define R8A779H0_PD_A1E0D0C3 3 16 + #define R8A779H0_PD_A2E0D0 16 17 + #define R8A779H0_PD_A3CR0 21 18 + #define R8A779H0_PD_A3CR1 22 19 + #define R8A779H0_PD_A3CR2 23 20 + #define R8A779H0_PD_A33DGA 24 21 + #define R8A779H0_PD_A23DGB 25 22 + #define R8A779H0_PD_C4 31 23 + #define R8A779H0_PD_A1DSP0 33 24 + #define R8A779H0_PD_A2IMP01 34 25 + #define R8A779H0_PD_A2PSC 35 26 + #define R8A779H0_PD_A2CV0 36 27 + #define R8A779H0_PD_A2CV1 37 28 + #define R8A779H0_PD_A3IMR0 38 29 + #define R8A779H0_PD_A3IMR1 39 30 + #define R8A779H0_PD_A3VC 40 31 + #define R8A779H0_PD_A2CN0 42 32 + #define R8A779H0_PD_A1CN0 44 33 + #define R8A779H0_PD_A1DSP1 45 34 + #define R8A779H0_PD_A2DMA 47 35 + #define R8A779H0_PD_A2CV2 48 36 + #define R8A779H0_PD_A2CV3 49 37 + #define R8A779H0_PD_A3IMR2 50 38 + #define R8A779H0_PD_A3IMR3 51 39 + #define R8A779H0_PD_A3PCI 52 40 + #define R8A779H0_PD_A2PCIPHY 53 41 + #define R8A779H0_PD_A3VIP0 56 42 + #define R8A779H0_PD_A3VIP2 58 43 + #define R8A779H0_PD_A3ISP0 60 44 + #define R8A779H0_PD_A3DUL 62 45 + 46 + /* Always-on power area */ 47 + #define R8A779H0_PD_ALWAYS_ON 64 48 + 49 + #endif /* __DT_BINDINGS_POWER_RENESAS_R8A779H0_SYSC_H__ */