tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

spi: fix typo in the comment

Correctly spelled comments make it easier for the reader to understand
the code.

Replace 'progrom' with 'program' in the comment &
replace 'Recevie' with 'Receive' in the comment &
replace 'receieved' with 'received' in the comment &
replace 'ajacent' with 'adjacent' in the comment &
replace 'trasaction' with 'transaction' in the comment &
replace 'pecularity' with 'peculiarity' in the comment &
replace 'resiter' with 'register' in the comment &
replace 'tansmition' with 'transmission' in the comment &
replace 'Deufult' with 'Default' in the comment &
replace 'tansfer' with 'transfer' in the comment &
replace 'settign' with 'setting' in the comment.

Signed-off-by: Yan Zhen <yanzhen@vivo.com>
Reviewed-by: Andi Shyti <andi.shyti@kernel.org>
Link: https://patch.msgid.link/20240914095213.298256-1-yanzhen@vivo.com
Signed-off-by: Mark Brown <broonie@kernel.org>

authored by

Yan Zhen and committed by
Mark Brown 89980d3a 9852d85e

+11 -11
+1 -1
drivers/spi/spi-hisi-sfc-v3xx.c
··· 40 40 /* Common definition of interrupt bit masks */ 41 41 #define HISI_SFC_V3XX_INT_MASK_ALL (0x1ff) /* all the masks */ 42 42 #define HISI_SFC_V3XX_INT_MASK_CPLT BIT(0) /* command execution complete */ 43 - #define HISI_SFC_V3XX_INT_MASK_PP_ERR BIT(2) /* page progrom error */ 43 + #define HISI_SFC_V3XX_INT_MASK_PP_ERR BIT(2) /* page program error */ 44 44 #define HISI_SFC_V3XX_INT_MASK_IACCES BIT(5) /* error visiting inaccessible/ 45 45 * protected address 46 46 */
+1 -1
drivers/spi/spi-lantiq-ssc.c
··· 139 139 #define LTQ_SPI_FGPO_CLROUTN_S 0 140 140 141 141 #define LTQ_SPI_RXREQ_RXCNT_M 0xFFFF /* Receive count value */ 142 - #define LTQ_SPI_RXCNT_TODO_M 0xFFFF /* Recevie to-do value */ 142 + #define LTQ_SPI_RXCNT_TODO_M 0xFFFF /* Receive to-do value */ 143 143 144 144 #define LTQ_SPI_IRNEN_TFI BIT(4) /* TX finished interrupt */ 145 145 #define LTQ_SPI_IRNEN_F BIT(3) /* Frame end interrupt request */
+2 -2
drivers/spi/spi-mpc52xx-psc.c
··· 107 107 struct mpc52xx_psc_spi *mps = spi_controller_get_devdata(spi->controller); 108 108 struct mpc52xx_psc __iomem *psc = mps->psc; 109 109 struct mpc52xx_psc_fifo __iomem *fifo = mps->fifo; 110 - unsigned rb = 0; /* number of bytes receieved */ 110 + unsigned rb = 0; /* number of bytes received */ 111 111 unsigned sb = 0; /* number of bytes sent */ 112 112 unsigned char *rx_buf = (unsigned char *)t->rx_buf; 113 113 unsigned char *tx_buf = (unsigned char *)t->tx_buf; ··· 325 325 if (IS_ERR(mps->psc)) 326 326 return dev_err_probe(dev, PTR_ERR(mps->psc), "could not ioremap I/O port range\n"); 327 327 328 - /* On the 5200, fifo regs are immediately ajacent to the psc regs */ 328 + /* On the 5200, fifo regs are immediately adjacent to the psc regs */ 329 329 mps->fifo = ((void __iomem *)mps->psc) + sizeof(struct mpc52xx_psc); 330 330 331 331 mps->irq = platform_get_irq(pdev, 0);
+1 -1
drivers/spi/spi-pic32-sqi.c
··· 226 226 if (status & PESQI_PKTCOMP) { 227 227 /* mask all interrupts */ 228 228 enable = 0; 229 - /* complete trasaction */ 229 + /* complete transaction */ 230 230 complete(&sqi->xfer_done); 231 231 } 232 232
+1 -1
drivers/spi/spi-pl022.c
··· 899 899 break; 900 900 } 901 901 902 - /* SPI pecularity: we need to read and write the same width */ 902 + /* SPI peculiarity: we need to read and write the same width */ 903 903 if (rx_conf.src_addr_width == DMA_SLAVE_BUSWIDTH_UNDEFINED) 904 904 rx_conf.src_addr_width = tx_conf.dst_addr_width; 905 905 if (tx_conf.dst_addr_width == DMA_SLAVE_BUSWIDTH_UNDEFINED)
+1 -1
drivers/spi/spi-rockchip-sfc.c
··· 111 111 #define SFC_VER_4 0x4 112 112 #define SFC_VER_5 0x5 113 113 114 - /* Delay line controller resiter */ 114 + /* Delay line controller register */ 115 115 #define SFC_DLL_CTRL0 0x3C 116 116 #define SFC_DLL_CTRL0_SCLK_SMP_DLL BIT(15) 117 117 #define SFC_DLL_CTRL0_DLL_MAX_VER4 0xFFU
+1 -1
drivers/spi/spi-rockchip.c
··· 192 192 u8 rsd; 193 193 194 194 bool target_abort; 195 - bool cs_inactive; /* spi target tansmition stop when cs inactive */ 195 + bool cs_inactive; /* spi target transmission stop when cs inactive */ 196 196 bool cs_high_supported; /* native CS supports active-high polarity */ 197 197 198 198 struct spi_transfer *xfer; /* Store xfer temporarily */
+1 -1
drivers/spi/spi-s3c64xx.c
··· 1353 1353 pm_runtime_enable(&pdev->dev); 1354 1354 pm_runtime_get_sync(&pdev->dev); 1355 1355 1356 - /* Setup Deufult Mode */ 1356 + /* Setup Default Mode */ 1357 1357 s3c64xx_spi_hwinit(sdd); 1358 1358 1359 1359 spin_lock_init(&sdd->lock);
+1 -1
drivers/spi/spi-sprd.c
··· 728 728 if (ret) 729 729 return ret; 730 730 731 - /* Set tansfer speed and valid bits */ 731 + /* Set transfer speed and valid bits */ 732 732 sprd_spi_set_speed(ss, t->speed_hz); 733 733 sprd_spi_set_transfer_bits(ss, bits_per_word); 734 734
+1 -1
drivers/spi/spi-tegra20-slink.c
··· 542 542 if (tspi->is_packed) { 543 543 val |= SLINK_PACKED; 544 544 tegra_slink_writel(tspi, val, SLINK_DMA_CTL); 545 - /* HW need small delay after settign Packed mode */ 545 + /* HW need small delay after setting Packed mode */ 546 546 udelay(1); 547 547 } 548 548 tspi->dma_control_reg = val;