Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: fpga: xilinx-spi: convert bindings to json-schema
Convert xilinx-spi bindings to DT schema format using json-schema.
Signed-off-by: Nava kishore Manne <nava.kishore.manne@amd.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20230227110213.291225-1-nava.kishore.manne@amd.com
Signed-off-by: Rob Herring <robh@kernel.org>
authored by
Nava kishore Manne
and committed by
Rob Herring
9368eea6
7795c8d3
+80
-51
-51
Documentation/devicetree/bindings/fpga/xilinx-slave-serial.txt
-51
Documentation/devicetree/bindings/fpga/xilinx-slave-serial.txt
···
1
-
Xilinx Slave Serial SPI FPGA Manager
2
-
3
-
Xilinx Spartan-6 and 7 Series FPGAs support a method of loading the
4
-
bitstream over what is referred to as "slave serial" interface.
5
-
The slave serial link is not technically SPI, and might require extra
6
-
circuits in order to play nicely with other SPI slaves on the same bus.
7
-
8
-
See:
9
-
- https://www.xilinx.com/support/documentation/user_guides/ug380.pdf
10
-
- https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf
11
-
- https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf
12
-
13
-
Required properties:
14
-
- compatible: should contain "xlnx,fpga-slave-serial"
15
-
- reg: spi chip select of the FPGA
16
-
- prog_b-gpios: config pin (referred to as PROGRAM_B in the manual)
17
-
- done-gpios: config status pin (referred to as DONE in the manual)
18
-
19
-
Optional properties:
20
-
- init-b-gpios: initialization status and configuration error pin
21
-
(referred to as INIT_B in the manual)
22
-
23
-
Example for full FPGA configuration:
24
-
25
-
fpga-region0 {
26
-
compatible = "fpga-region";
27
-
fpga-mgr = <&fpga_mgr_spi>;
28
-
#address-cells = <0x1>;
29
-
#size-cells = <0x1>;
30
-
};
31
-
32
-
spi1: spi@10680 {
33
-
compatible = "marvell,armada-xp-spi", "marvell,orion-spi";
34
-
pinctrl-0 = <&spi0_pins>;
35
-
pinctrl-names = "default";
36
-
#address-cells = <1>;
37
-
#size-cells = <0>;
38
-
cell-index = <1>;
39
-
interrupts = <92>;
40
-
clocks = <&coreclk 0>;
41
-
42
-
fpga_mgr_spi: fpga-mgr@0 {
43
-
compatible = "xlnx,fpga-slave-serial";
44
-
spi-max-frequency = <60000000>;
45
-
spi-cpha;
46
-
reg = <0>;
47
-
prog_b-gpios = <&gpio0 29 GPIO_ACTIVE_LOW>;
48
-
init-b-gpios = <&gpio0 28 GPIO_ACTIVE_LOW>;
49
-
done-gpios = <&gpio0 9 GPIO_ACTIVE_HIGH>;
50
-
};
51
-
};
+80
Documentation/devicetree/bindings/fpga/xlnx,fpga-slave-serial.yaml
+80
Documentation/devicetree/bindings/fpga/xlnx,fpga-slave-serial.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/fpga/xlnx,fpga-slave-serial.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Xilinx Slave Serial SPI FPGA
8
+
9
+
maintainers:
10
+
- Nava kishore Manne <nava.kishore.manne@amd.com>
11
+
12
+
description: |
13
+
Xilinx Spartan-6 and 7 Series FPGAs support a method of loading the bitstream
14
+
over what is referred to as slave serial interface.The slave serial link is
15
+
not technically SPI, and might require extra circuits in order to play nicely
16
+
with other SPI slaves on the same bus.
17
+
18
+
Datasheets:
19
+
https://www.xilinx.com/support/documentation/user_guides/ug380.pdf
20
+
https://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf
21
+
https://www.xilinx.com/support/documentation/application_notes/xapp583-fpga-configuration.pdf
22
+
23
+
allOf:
24
+
- $ref: /schemas/spi/spi-peripheral-props.yaml#
25
+
26
+
properties:
27
+
compatible:
28
+
enum:
29
+
- xlnx,fpga-slave-serial
30
+
31
+
spi-cpha: true
32
+
33
+
spi-max-frequency:
34
+
maximum: 60000000
35
+
36
+
reg:
37
+
maxItems: 1
38
+
39
+
prog_b-gpios:
40
+
description:
41
+
config pin (referred to as PROGRAM_B in the manual)
42
+
maxItems: 1
43
+
44
+
done-gpios:
45
+
description:
46
+
config status pin (referred to as DONE in the manual)
47
+
maxItems: 1
48
+
49
+
init-b-gpios:
50
+
description:
51
+
initialization status and configuration error pin
52
+
(referred to as INIT_B in the manual)
53
+
maxItems: 1
54
+
55
+
required:
56
+
- compatible
57
+
- reg
58
+
- prog_b-gpios
59
+
- done-gpios
60
+
- init-b-gpios
61
+
62
+
additionalProperties: false
63
+
64
+
examples:
65
+
- |
66
+
#include <dt-bindings/gpio/gpio.h>
67
+
spi {
68
+
#address-cells = <1>;
69
+
#size-cells = <0>;
70
+
fpga_mgr_spi: fpga-mgr@0 {
71
+
compatible = "xlnx,fpga-slave-serial";
72
+
spi-max-frequency = <60000000>;
73
+
spi-cpha;
74
+
reg = <0>;
75
+
prog_b-gpios = <&gpio0 29 GPIO_ACTIVE_LOW>;
76
+
init-b-gpios = <&gpio0 28 GPIO_ACTIVE_LOW>;
77
+
done-gpios = <&gpio0 9 GPIO_ACTIVE_HIGH>;
78
+
};
79
+
};
80
+
...