Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

clk: samsung: Fix errors reported by checkpatch

Fix checkpatch errors from clock drivers.
ERROR: space prohibited before that ','
ERROR: space required after that ','

Signed-off-by: Varada Pavani <v.pavani@samsung.com>
Link: https://lore.kernel.org/r/20240926145132.1763-3-v.pavani@samsung.com
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>

authored by

Varada Pavani and committed by
Krzysztof Kozlowski
97fd5d44 3ee92799

+5 -5
+1 -1
drivers/clk/samsung/clk-exynos3250.c
··· 260 260 261 261 /* SRC_TOP0 */ 262 262 MUX(CLK_MOUT_EBI, "mout_ebi", mout_ebi_p, SRC_TOP0, 28, 1), 263 - MUX(CLK_MOUT_ACLK_200, "mout_aclk_200", group_div_mpll_pre_p,SRC_TOP0, 24, 1), 263 + MUX(CLK_MOUT_ACLK_200, "mout_aclk_200", group_div_mpll_pre_p, SRC_TOP0, 24, 1), 264 264 MUX(CLK_MOUT_ACLK_160, "mout_aclk_160", group_div_mpll_pre_p, SRC_TOP0, 20, 1), 265 265 MUX(CLK_MOUT_ACLK_100, "mout_aclk_100", group_div_mpll_pre_p, SRC_TOP0, 16, 1), 266 266 MUX(CLK_MOUT_ACLK_266_1, "mout_aclk_266_1", mout_aclk_266_1_p, SRC_TOP0, 14, 1),
+2 -2
drivers/clk/samsung/clk-exynos5260.c
··· 1458 1458 FRATE(PHYCLK_HDMI_LINK_O_TMDS_CLKHI, "phyclk_hdmi_link_o_tmds_clkhi", 1459 1459 NULL, 0, 125000000), 1460 1460 FRATE(PHYCLK_MIPI_DPHY_4L_M_TXBYTECLKHS, 1461 - "phyclk_mipi_dphy_4l_m_txbyte_clkhs" , NULL, 1461 + "phyclk_mipi_dphy_4l_m_txbyte_clkhs", NULL, 1462 1462 0, 187500000), 1463 1463 FRATE(PHYCLK_DPTX_PHY_O_REF_CLK_24M, "phyclk_dptx_phy_o_ref_clk_24m", 1464 1464 NULL, 0, 24000000), ··· 1629 1629 mout_isp1_media_400_p, 1630 1630 MUX_SEL_TOP_ISP10, 4, 1), 1631 1631 MUX(TOP_MOUT_ACLK_ISP1_400, "mout_aclk_isp1_400", mout_aclk_isp1_400_p, 1632 - MUX_SEL_TOP_ISP10, 8 , 1), 1632 + MUX_SEL_TOP_ISP10, 8, 1), 1633 1633 MUX(TOP_MOUT_ISP1_MEDIA_266, "mout_isp1_media_266", 1634 1634 mout_isp1_media_266_p, 1635 1635 MUX_SEL_TOP_ISP10, 16, 1),
+2 -2
drivers/clk/samsung/clk-exynos5420.c
··· 295 295 /* list of all parent clocks */ 296 296 PNAME(mout_mspll_cpu_p) = {"mout_sclk_cpll", "mout_sclk_dpll", 297 297 "mout_sclk_mpll", "mout_sclk_spll"}; 298 - PNAME(mout_cpu_p) = {"mout_apll" , "mout_mspll_cpu"}; 299 - PNAME(mout_kfc_p) = {"mout_kpll" , "mout_mspll_kfc"}; 298 + PNAME(mout_cpu_p) = {"mout_apll", "mout_mspll_cpu"}; 299 + PNAME(mout_kfc_p) = {"mout_kpll", "mout_mspll_kfc"}; 300 300 PNAME(mout_apll_p) = {"fin_pll", "fout_apll"}; 301 301 PNAME(mout_bpll_p) = {"fin_pll", "fout_bpll"}; 302 302 PNAME(mout_cpll_p) = {"fin_pll", "fout_cpll"};