Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
ASoC: dt-bindings: fsl,mqs: Convert format to json-schema
Convert NXP medium quality sound (MQS) device tree binding
documentation to json-schema.
Signed-off-by: Chancel Liu <chancel.liu@nxp.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20231122101959.30264-4-chancel.liu@nxp.com
Signed-off-by: Mark Brown <broonie@kernel.org>
authored by
Chancel Liu
and committed by
Mark Brown
9996cd78
67c7666f
+105
-36
-36
Documentation/devicetree/bindings/sound/fsl,mqs.txt
-36
Documentation/devicetree/bindings/sound/fsl,mqs.txt
···
1
-
fsl,mqs audio CODEC
2
-
3
-
Required properties:
4
-
- compatible : Must contain one of "fsl,imx6sx-mqs", "fsl,codec-mqs"
5
-
"fsl,imx8qm-mqs", "fsl,imx8qxp-mqs", "fsl,imx93-mqs".
6
-
- clocks : A list of phandles + clock-specifiers, one for each entry in
7
-
clock-names
8
-
- clock-names : "mclk" - must required.
9
-
"core" - required if compatible is "fsl,imx8qm-mqs", it
10
-
is for register access.
11
-
- gpr : A phandle of General Purpose Registers in IOMUX Controller.
12
-
Required if compatible is "fsl,imx6sx-mqs".
13
-
14
-
Required if compatible is "fsl,imx8qm-mqs":
15
-
- power-domains: A phandle of PM domain provider node.
16
-
- reg: Offset and length of the register set for the device.
17
-
18
-
Example:
19
-
20
-
mqs: mqs {
21
-
compatible = "fsl,imx6sx-mqs";
22
-
gpr = <&gpr>;
23
-
clocks = <&clks IMX6SX_CLK_SAI1>;
24
-
clock-names = "mclk";
25
-
status = "disabled";
26
-
};
27
-
28
-
mqs: mqs@59850000 {
29
-
compatible = "fsl,imx8qm-mqs";
30
-
reg = <0x59850000 0x10000>;
31
-
clocks = <&clk IMX8QM_AUD_MQS_IPG>,
32
-
<&clk IMX8QM_AUD_MQS_HMCLK>;
33
-
clock-names = "core", "mclk";
34
-
power-domains = <&pd_mqs0>;
35
-
status = "disabled";
36
-
};
+105
Documentation/devicetree/bindings/sound/fsl,mqs.yaml
+105
Documentation/devicetree/bindings/sound/fsl,mqs.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/sound/fsl,mqs.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: NXP Medium Quality Sound (MQS)
8
+
9
+
maintainers:
10
+
- Shengjiu Wang <shengjiu.wang@nxp.com>
11
+
- Chancel Liu <chancel.liu@nxp.com>
12
+
13
+
description: |
14
+
Medium quality sound (MQS) is used to generate medium quality audio
15
+
via a standard GPIO in the pinmux, allowing the user to connect
16
+
stereo speakers or headphones to a power amplifier without an
17
+
additional DAC chip.
18
+
19
+
properties:
20
+
compatible:
21
+
enum:
22
+
- fsl,imx6sx-mqs
23
+
- fsl,imx8qm-mqs
24
+
- fsl,imx8qxp-mqs
25
+
- fsl,imx93-mqs
26
+
27
+
clocks:
28
+
minItems: 1
29
+
maxItems: 2
30
+
31
+
clock-names:
32
+
minItems: 1
33
+
maxItems: 2
34
+
35
+
gpr:
36
+
$ref: /schemas/types.yaml#/definitions/phandle
37
+
description: The phandle to the General Purpose Register (GPR) node
38
+
39
+
reg:
40
+
maxItems: 1
41
+
42
+
power-domains:
43
+
maxItems: 1
44
+
45
+
resets:
46
+
maxItems: 1
47
+
48
+
required:
49
+
- compatible
50
+
- clocks
51
+
- clock-names
52
+
53
+
allOf:
54
+
- if:
55
+
properties:
56
+
compatible:
57
+
contains:
58
+
enum:
59
+
- fsl,imx8qm-mqs
60
+
- fsl,imx8qxp-mqs
61
+
then:
62
+
properties:
63
+
clocks:
64
+
items:
65
+
- description: Master clock
66
+
- description: Clock for register access
67
+
clock-names:
68
+
items:
69
+
- const: mclk
70
+
- const: core
71
+
required:
72
+
- reg
73
+
- power-domains
74
+
else:
75
+
properties:
76
+
clocks:
77
+
items:
78
+
- description: Master clock
79
+
clock-names:
80
+
items:
81
+
- const: mclk
82
+
required:
83
+
- gpr
84
+
85
+
additionalProperties: false
86
+
87
+
examples:
88
+
- |
89
+
#include <dt-bindings/clock/imx6sx-clock.h>
90
+
mqs0: mqs {
91
+
compatible = "fsl,imx6sx-mqs";
92
+
gpr = <&gpr>;
93
+
clocks = <&clks IMX6SX_CLK_SAI1>;
94
+
clock-names = "mclk";
95
+
};
96
+
97
+
- |
98
+
#include <dt-bindings/firmware/imx/rsrc.h>
99
+
mqs1: mqs@59850000 {
100
+
compatible = "fsl,imx8qm-mqs";
101
+
reg = <0x59850000 0x10000>;
102
+
clocks = <&mqs0_lpcg 0>, <&mqs0_lpcg 1>;
103
+
clock-names = "mclk", "core";
104
+
power-domains = <&pd IMX_SC_R_MQS_0>;
105
+
};