Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: clock: qcom,eliza-dispcc: Add Eliza SoC display CC
Add bindings for Qualcomm Eliza SoC display clock controller (dispcc),
which is very similar to one in SM8750, except new HDMI-related clocks
and additional clock input from HDMI PHY PLL.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260319-clk-qcom-dispcc-eliza-v3-1-d1f2b19a6e6b@oss.qualcomm.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
authored by
Krzysztof Kozlowski
and committed by
Bjorn Andersson
a4f78912
6de23f81
+214
+96
Documentation/devicetree/bindings/clock/qcom,eliza-dispcc.yaml
+96
Documentation/devicetree/bindings/clock/qcom,eliza-dispcc.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/clock/qcom,eliza-dispcc.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Display Clock & Reset Controller for Qualcomm Eliza SoC
8
+
9
+
maintainers:
10
+
- Bjorn Andersson <andersson@kernel.org>
11
+
- Konrad Dybcio <konradybcio@kernel.org>
12
+
- Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
13
+
14
+
description: |
15
+
Display clock control module provides the clocks, resets and power
16
+
domains on Qualcomm Eliza SoC platform.
17
+
18
+
See also:
19
+
- include/dt-bindings/clock/qcom,eliza-dispcc.h
20
+
21
+
properties:
22
+
compatible:
23
+
enum:
24
+
- qcom,eliza-dispcc
25
+
26
+
clocks:
27
+
items:
28
+
- description: Board XO source
29
+
- description: Board Always On XO source
30
+
- description: Display's AHB clock
31
+
- description: sleep clock
32
+
- description: Byte clock from DSI PHY0
33
+
- description: Pixel clock from DSI PHY0
34
+
- description: Byte clock from DSI PHY1
35
+
- description: Pixel clock from DSI PHY1
36
+
- description: Link clock from DP PHY0
37
+
- description: VCO DIV clock from DP PHY0
38
+
- description: Link clock from DP PHY1
39
+
- description: VCO DIV clock from DP PHY1
40
+
- description: Link clock from DP PHY2
41
+
- description: VCO DIV clock from DP PHY2
42
+
- description: Link clock from DP PHY3
43
+
- description: VCO DIV clock from DP PHY3
44
+
- description: HDMI link clock from HDMI PHY
45
+
46
+
power-domains:
47
+
maxItems: 1
48
+
49
+
required-opps:
50
+
maxItems: 1
51
+
52
+
required:
53
+
- compatible
54
+
- clocks
55
+
- '#power-domain-cells'
56
+
57
+
allOf:
58
+
- $ref: qcom,gcc.yaml#
59
+
60
+
unevaluatedProperties: false
61
+
62
+
examples:
63
+
- |
64
+
#include <dt-bindings/clock/qcom,dsi-phy-28nm.h>
65
+
#include <dt-bindings/clock/qcom,eliza-gcc.h>
66
+
#include <dt-bindings/clock/qcom,rpmh.h>
67
+
#include <dt-bindings/power/qcom,rpmhpd.h>
68
+
clock-controller@af00000 {
69
+
compatible = "qcom,eliza-dispcc";
70
+
reg = <0x0af00000 0x20000>;
71
+
clocks = <&bi_tcxo_div2>,
72
+
<&bi_tcxo_ao_div2>,
73
+
<&gcc GCC_DISP_AHB_CLK>,
74
+
<&sleep_clk>,
75
+
<&dsi0_phy DSI_BYTE_PLL_CLK>,
76
+
<&dsi0_phy DSI_PIXEL_PLL_CLK>,
77
+
<&dsi1_phy DSI_BYTE_PLL_CLK>,
78
+
<&dsi1_phy DSI_PIXEL_PLL_CLK>,
79
+
<&dp0_phy 0>,
80
+
<&dp0_phy 1>,
81
+
<&dp1_phy 0>,
82
+
<&dp1_phy 1>,
83
+
<&dp2_phy 0>,
84
+
<&dp2_phy 1>,
85
+
<&dp3_phy 0>,
86
+
<&dp3_phy 1>,
87
+
<&hdmi_phy>;
88
+
89
+
#clock-cells = <1>;
90
+
#power-domain-cells = <1>;
91
+
#reset-cells = <1>;
92
+
93
+
power-domains = <&rpmhpd RPMHPD_MMCX>;
94
+
required-opps = <&rpmhpd_opp_low_svs>;
95
+
};
96
+
...
+118
include/dt-bindings/clock/qcom,eliza-dispcc.h
+118
include/dt-bindings/clock/qcom,eliza-dispcc.h
···
1
+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2
+
/*
3
+
* Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
4
+
*/
5
+
6
+
#ifndef _DT_BINDINGS_CLK_QCOM_ELIZA_DISP_CC_H
7
+
#define _DT_BINDINGS_CLK_QCOM_ELIZA_DISP_CC_H
8
+
9
+
/* DISP_CC clocks */
10
+
#define DISP_CC_PLL0 0
11
+
#define DISP_CC_PLL1 1
12
+
#define DISP_CC_PLL2 2
13
+
#define DISP_CC_ESYNC0_CLK 3
14
+
#define DISP_CC_ESYNC0_CLK_SRC 4
15
+
#define DISP_CC_ESYNC1_CLK 5
16
+
#define DISP_CC_ESYNC1_CLK_SRC 6
17
+
#define DISP_CC_MDSS_ACCU_SHIFT_CLK 7
18
+
#define DISP_CC_MDSS_AHB1_CLK 8
19
+
#define DISP_CC_MDSS_AHB_CLK 9
20
+
#define DISP_CC_MDSS_AHB_CLK_SRC 10
21
+
#define DISP_CC_MDSS_BYTE0_CLK 11
22
+
#define DISP_CC_MDSS_BYTE0_CLK_SRC 12
23
+
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 13
24
+
#define DISP_CC_MDSS_BYTE0_INTF_CLK 14
25
+
#define DISP_CC_MDSS_BYTE1_CLK 15
26
+
#define DISP_CC_MDSS_BYTE1_CLK_SRC 16
27
+
#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC 17
28
+
#define DISP_CC_MDSS_BYTE1_INTF_CLK 18
29
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK 19
30
+
#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC 20
31
+
#define DISP_CC_MDSS_DPTX0_CRYPTO_CLK 21
32
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK 22
33
+
#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC 23
34
+
#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC 24
35
+
#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK 25
36
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK 26
37
+
#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC 27
38
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK 28
39
+
#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC 29
40
+
#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK 30
41
+
#define DISP_CC_MDSS_DPTX1_AUX_CLK 31
42
+
#define DISP_CC_MDSS_DPTX1_AUX_CLK_SRC 32
43
+
#define DISP_CC_MDSS_DPTX1_CRYPTO_CLK 33
44
+
#define DISP_CC_MDSS_DPTX1_LINK_CLK 34
45
+
#define DISP_CC_MDSS_DPTX1_LINK_CLK_SRC 35
46
+
#define DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC 36
47
+
#define DISP_CC_MDSS_DPTX1_LINK_INTF_CLK 37
48
+
#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK 38
49
+
#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC 39
50
+
#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK 40
51
+
#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC 41
52
+
#define DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK 42
53
+
#define DISP_CC_MDSS_DPTX2_AUX_CLK 43
54
+
#define DISP_CC_MDSS_DPTX2_AUX_CLK_SRC 44
55
+
#define DISP_CC_MDSS_DPTX2_CRYPTO_CLK 45
56
+
#define DISP_CC_MDSS_DPTX2_LINK_CLK 46
57
+
#define DISP_CC_MDSS_DPTX2_LINK_CLK_SRC 47
58
+
#define DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC 48
59
+
#define DISP_CC_MDSS_DPTX2_LINK_INTF_CLK 49
60
+
#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK 50
61
+
#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC 51
62
+
#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK 52
63
+
#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC 53
64
+
#define DISP_CC_MDSS_DPTX3_AUX_CLK 54
65
+
#define DISP_CC_MDSS_DPTX3_AUX_CLK_SRC 55
66
+
#define DISP_CC_MDSS_DPTX3_CRYPTO_CLK 56
67
+
#define DISP_CC_MDSS_DPTX3_LINK_CLK 57
68
+
#define DISP_CC_MDSS_DPTX3_LINK_CLK_SRC 58
69
+
#define DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC 59
70
+
#define DISP_CC_MDSS_DPTX3_LINK_INTF_CLK 60
71
+
#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK 61
72
+
#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC 62
73
+
#define DISP_CC_MDSS_ESC0_CLK 63
74
+
#define DISP_CC_MDSS_ESC0_CLK_SRC 64
75
+
#define DISP_CC_MDSS_ESC1_CLK 65
76
+
#define DISP_CC_MDSS_ESC1_CLK_SRC 66
77
+
#define DISP_CC_MDSS_HDMI_AHBM_CLK 67
78
+
#define DISP_CC_MDSS_HDMI_APP_CLK 68
79
+
#define DISP_CC_MDSS_HDMI_APP_CLK_SRC 69
80
+
#define DISP_CC_MDSS_HDMI_CRYPTO_CLK 70
81
+
#define DISP_CC_MDSS_HDMI_INTF_CLK 71
82
+
#define DISP_CC_MDSS_HDMI_PCLK_CLK 72
83
+
#define DISP_CC_MDSS_HDMI_PCLK_CLK_SRC 73
84
+
#define DISP_CC_MDSS_HDMI_PCLK_DIV_CLK_SRC 74
85
+
#define DISP_CC_MDSS_MDP1_CLK 75
86
+
#define DISP_CC_MDSS_MDP_CLK 76
87
+
#define DISP_CC_MDSS_MDP_CLK_SRC 77
88
+
#define DISP_CC_MDSS_MDP_LUT1_CLK 78
89
+
#define DISP_CC_MDSS_MDP_LUT_CLK 79
90
+
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 80
91
+
#define DISP_CC_MDSS_PCLK0_CLK 81
92
+
#define DISP_CC_MDSS_PCLK0_CLK_SRC 82
93
+
#define DISP_CC_MDSS_PCLK1_CLK 83
94
+
#define DISP_CC_MDSS_PCLK1_CLK_SRC 84
95
+
#define DISP_CC_MDSS_PCLK2_CLK 85
96
+
#define DISP_CC_MDSS_PCLK2_CLK_SRC 86
97
+
#define DISP_CC_MDSS_RSCC_AHB_CLK 87
98
+
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 88
99
+
#define DISP_CC_MDSS_VSYNC1_CLK 89
100
+
#define DISP_CC_MDSS_VSYNC_CLK 90
101
+
#define DISP_CC_MDSS_VSYNC_CLK_SRC 91
102
+
#define DISP_CC_OSC_CLK 92
103
+
#define DISP_CC_OSC_CLK_SRC 93
104
+
#define DISP_CC_SLEEP_CLK 94
105
+
#define DISP_CC_SLEEP_CLK_SRC 95
106
+
#define DISP_CC_XO_CLK 96
107
+
#define DISP_CC_XO_CLK_SRC 97
108
+
109
+
/* DISP_CC resets */
110
+
#define DISP_CC_MDSS_CORE_BCR 0
111
+
#define DISP_CC_MDSS_CORE_INT2_BCR 1
112
+
#define DISP_CC_MDSS_RSCC_BCR 2
113
+
114
+
/* DISP_CC GDSCR */
115
+
#define MDSS_GDSC 0
116
+
#define MDSS_INT2_GDSC 1
117
+
118
+
#endif