Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: fpga: Convert lattice,ice40-fpga-mgr to DT schema

Convert the lattice,ice40-fpga-mgr binding to DT schema format. It's a
straight-forward conversion.

Link: https://patch.msgid.link/20251029185503.2124434-1-robh@kernel.org
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>

+59 -21
+59
Documentation/devicetree/bindings/fpga/lattice,ice40-fpga-mgr.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/fpga/lattice,ice40-fpga-mgr.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Lattice iCE40 FPGA Manager 8 + 9 + maintainers: 10 + - Joel Holdsworth <joel@airwebreathe.org.uk> 11 + 12 + properties: 13 + compatible: 14 + const: lattice,ice40-fpga-mgr 15 + 16 + reg: 17 + maxItems: 1 18 + 19 + spi-max-frequency: 20 + minimum: 1000000 21 + maximum: 25000000 22 + 23 + cdone-gpios: 24 + maxItems: 1 25 + description: GPIO input connected to CDONE pin 26 + 27 + reset-gpios: 28 + maxItems: 1 29 + description: 30 + Active-low GPIO output connected to CRESET_B pin. Note that unless the 31 + GPIO is held low during startup, the FPGA will enter Master SPI mode and 32 + drive SCK with a clock signal potentially jamming other devices on the bus 33 + until the firmware is loaded. 34 + 35 + required: 36 + - compatible 37 + - reg 38 + - spi-max-frequency 39 + - cdone-gpios 40 + - reset-gpios 41 + 42 + additionalProperties: false 43 + 44 + examples: 45 + - | 46 + #include <dt-bindings/gpio/gpio.h> 47 + 48 + spi { 49 + #address-cells = <1>; 50 + #size-cells = <0>; 51 + 52 + fpga@0 { 53 + compatible = "lattice,ice40-fpga-mgr"; 54 + reg = <0>; 55 + spi-max-frequency = <1000000>; 56 + cdone-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>; 57 + reset-gpios = <&gpio 22 GPIO_ACTIVE_LOW>; 58 + }; 59 + };
-21
Documentation/devicetree/bindings/fpga/lattice-ice40-fpga-mgr.txt
··· 1 - Lattice iCE40 FPGA Manager 2 - 3 - Required properties: 4 - - compatible: Should contain "lattice,ice40-fpga-mgr" 5 - - reg: SPI chip select 6 - - spi-max-frequency: Maximum SPI frequency (>=1000000, <=25000000) 7 - - cdone-gpios: GPIO input connected to CDONE pin 8 - - reset-gpios: Active-low GPIO output connected to CRESET_B pin. Note 9 - that unless the GPIO is held low during startup, the 10 - FPGA will enter Master SPI mode and drive SCK with a 11 - clock signal potentially jamming other devices on the 12 - bus until the firmware is loaded. 13 - 14 - Example: 15 - fpga: fpga@0 { 16 - compatible = "lattice,ice40-fpga-mgr"; 17 - reg = <0>; 18 - spi-max-frequency = <1000000>; 19 - cdone-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>; 20 - reset-gpios = <&gpio 22 GPIO_ACTIVE_LOW>; 21 - };