Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: interrupt-controller: Convert microchip,pic32mzda-evic to DT schema
Convert the Microchip PIC32 interrupt controller binding to schema
format. It's a straight-forward conversion of the typical interrupt
controller.
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20250505144754.1291072-1-robh@kernel.org
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
+60
-67
-67
Documentation/devicetree/bindings/interrupt-controller/microchip,pic32-evic.txt
-67
Documentation/devicetree/bindings/interrupt-controller/microchip,pic32-evic.txt
···
1
-
Microchip PIC32 Interrupt Controller
2
-
====================================
3
-
4
-
The Microchip PIC32 contains an Enhanced Vectored Interrupt Controller (EVIC).
5
-
It handles all internal and external interrupts. This controller exists outside
6
-
of the CPU and is the arbitrator of all interrupts (including interrupts from
7
-
the CPU itself) before they are presented to the CPU.
8
-
9
-
External interrupts have a software configurable edge polarity. Non external
10
-
interrupts have a type and polarity that is determined by the source of the
11
-
interrupt.
12
-
13
-
Required properties
14
-
-------------------
15
-
16
-
- compatible: Should be "microchip,pic32mzda-evic"
17
-
- reg: Specifies physical base address and size of register range.
18
-
- interrupt-controller: Identifies the node as an interrupt controller.
19
-
- #interrupt cells: Specifies the number of cells used to encode an interrupt
20
-
source connected to this controller. The value shall be 2 and interrupt
21
-
descriptor shall have the following format:
22
-
23
-
<hw_irq irq_type>
24
-
25
-
hw_irq - represents the hardware interrupt number as in the data sheet.
26
-
irq_type - is used to describe the type and polarity of an interrupt. For
27
-
internal interrupts use IRQ_TYPE_EDGE_RISING for non persistent interrupts and
28
-
IRQ_TYPE_LEVEL_HIGH for persistent interrupts. For external interrupts use
29
-
IRQ_TYPE_EDGE_RISING or IRQ_TYPE_EDGE_FALLING to select the desired polarity.
30
-
31
-
Optional properties
32
-
-------------------
33
-
- microchip,external-irqs: u32 array of external interrupts with software
34
-
polarity configuration. This array corresponds to the bits in the INTCON
35
-
SFR.
36
-
37
-
Example
38
-
-------
39
-
40
-
evic: interrupt-controller@1f810000 {
41
-
compatible = "microchip,pic32mzda-evic";
42
-
interrupt-controller;
43
-
#interrupt-cells = <2>;
44
-
reg = <0x1f810000 0x1000>;
45
-
microchip,external-irqs = <3 8 13 18 23>;
46
-
};
47
-
48
-
Each device/peripheral must request its interrupt line with the associated type
49
-
and polarity.
50
-
51
-
Internal interrupt DTS snippet
52
-
------------------------------
53
-
54
-
device@1f800000 {
55
-
...
56
-
interrupts = <113 IRQ_TYPE_LEVEL_HIGH>;
57
-
...
58
-
};
59
-
60
-
External interrupt DTS snippet
61
-
------------------------------
62
-
63
-
device@1f800000 {
64
-
...
65
-
interrupts = <3 IRQ_TYPE_EDGE_RISING>;
66
-
...
67
-
};
+60
Documentation/devicetree/bindings/interrupt-controller/microchip,pic32mzda-evic.yaml
+60
Documentation/devicetree/bindings/interrupt-controller/microchip,pic32mzda-evic.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/interrupt-controller/microchip,pic32mzda-evic.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Microchip PIC32 EVIC Interrupt Controller
8
+
9
+
maintainers:
10
+
- Cristian Birsan <cristian.birsan@microchip.com>
11
+
12
+
description: >
13
+
The Microchip PIC32 contains an Enhanced Vectored Interrupt Controller (EVIC).
14
+
It handles all internal and external interrupts. This controller exists
15
+
outside of the CPU and is the arbitrator of all interrupts (including
16
+
interrupts from the CPU itself) before they are presented to the CPU.
17
+
18
+
External interrupts have a software configurable edge polarity. Non external
19
+
interrupts have a type and polarity that is determined by the source of the
20
+
interrupt.
21
+
22
+
properties:
23
+
compatible:
24
+
items:
25
+
- const: microchip,pic32mzda-evic
26
+
27
+
reg:
28
+
maxItems: 1
29
+
30
+
interrupt-controller: true
31
+
32
+
'#interrupt-cells':
33
+
const: 2
34
+
35
+
interrupts:
36
+
maxItems: 1
37
+
38
+
microchip,external-irqs:
39
+
description:
40
+
External interrupts with software polarity configuration corresponding to
41
+
the INTCON SFR bits.
42
+
$ref: /schemas/types.yaml#/definitions/uint32-array
43
+
44
+
required:
45
+
- compatible
46
+
- reg
47
+
- interrupt-controller
48
+
- '#interrupt-cells'
49
+
50
+
additionalProperties: false
51
+
52
+
examples:
53
+
- |
54
+
interrupt-controller@1f810000 {
55
+
compatible = "microchip,pic32mzda-evic";
56
+
reg = <0x1f810000 0x1000>;
57
+
interrupt-controller;
58
+
#interrupt-cells = <2>;
59
+
microchip,external-irqs = <3 8 13 18 23>;
60
+
};