tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

ASoC: dt-bindings: Convert MT8173 AFE binding to dt-schema

Convert the MT8173 AFE (audio frontend) binding from text to dt-schema
in YAML. "clocks" is added to the list of required properties to match
"clock-names". And the example was slightly fixed up in style. Otherwise
everything is as before.

A contributer and maintainer for a recently added MediaTek audio binding
was chosen instead of the original submitter.

Cc: Trevor Wu <trevor.wu@mediatek.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Signed-off-by: Chen-Yu Tsai <wenst@chromium.org>
Link: https://patch.msgid.link/20250612074901.4023253-2-wenst@chromium.org
Signed-off-by: Mark Brown <broonie@kernel.org>

authored by

Chen-Yu Tsai and committed by
Mark Brown bb90e0c9 7e10d724

+87 -45
+87
Documentation/devicetree/bindings/sound/mediatek,mt8173-afe-pcm.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/sound/mediatek,mt8173-afe-pcm.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Mediatek AFE PCM controller for MT8173 8 + 9 + maintainers: 10 + - Trevor Wu <trevor.wu@mediatek.com> 11 + 12 + properties: 13 + compatible: 14 + const: mediatek,mt8173-afe-pcm 15 + 16 + reg: 17 + maxItems: 1 18 + 19 + interrupts: 20 + maxItems: 1 21 + 22 + clocks: 23 + items: 24 + - description: audio infra sys clock 25 + - description: audio top mux 26 + - description: audio intbus mux 27 + - description: apll1 clock 28 + - description: apll2 clock 29 + - description: i2s0 mclk mux 30 + - description: i2s1 mclk mux 31 + - description: i2s2 mclk mux 32 + - description: i2s3 mclk mux 33 + - description: i2s3 bclk mux 34 + 35 + clock-names: 36 + items: 37 + - const: infra_sys_audio_clk 38 + - const: top_pdn_audio 39 + - const: top_pdn_aud_intbus 40 + - const: bck0 41 + - const: bck1 42 + - const: i2s0_m 43 + - const: i2s1_m 44 + - const: i2s2_m 45 + - const: i2s3_m 46 + - const: i2s3_b 47 + 48 + required: 49 + - compatible 50 + - reg 51 + - interrupts 52 + - clocks 53 + - clock-names 54 + 55 + additionalProperties: false 56 + 57 + examples: 58 + - | 59 + #include <dt-bindings/clock/mt8173-clk.h> 60 + #include <dt-bindings/interrupt-controller/arm-gic.h> 61 + #include <dt-bindings/interrupt-controller/irq.h> 62 + 63 + mt8173-afe-pcm@11220000 { 64 + compatible = "mediatek,mt8173-afe-pcm"; 65 + reg = <0x11220000 0x1000>; 66 + interrupts = <GIC_SPI 134 IRQ_TYPE_EDGE_FALLING>; 67 + clocks = <&infracfg CLK_INFRA_AUDIO>, 68 + <&topckgen CLK_TOP_AUDIO_SEL>, 69 + <&topckgen CLK_TOP_AUD_INTBUS_SEL>, 70 + <&topckgen CLK_TOP_APLL1_DIV0>, 71 + <&topckgen CLK_TOP_APLL2_DIV0>, 72 + <&topckgen CLK_TOP_I2S0_M_SEL>, 73 + <&topckgen CLK_TOP_I2S1_M_SEL>, 74 + <&topckgen CLK_TOP_I2S2_M_SEL>, 75 + <&topckgen CLK_TOP_I2S3_M_SEL>, 76 + <&topckgen CLK_TOP_I2S3_B_SEL>; 77 + clock-names = "infra_sys_audio_clk", 78 + "top_pdn_audio", 79 + "top_pdn_aud_intbus", 80 + "bck0", 81 + "bck1", 82 + "i2s0_m", 83 + "i2s1_m", 84 + "i2s2_m", 85 + "i2s3_m", 86 + "i2s3_b"; 87 + };
-45
Documentation/devicetree/bindings/sound/mtk-afe-pcm.txt
··· 1 - Mediatek AFE PCM controller 2 - 3 - Required properties: 4 - - compatible = "mediatek,mt8173-afe-pcm"; 5 - - reg: register location and size 6 - - interrupts: Should contain AFE interrupt 7 - - clock-names: should have these clock names: 8 - "infra_sys_audio_clk", 9 - "top_pdn_audio", 10 - "top_pdn_aud_intbus", 11 - "bck0", 12 - "bck1", 13 - "i2s0_m", 14 - "i2s1_m", 15 - "i2s2_m", 16 - "i2s3_m", 17 - "i2s3_b"; 18 - 19 - Example: 20 - 21 - afe: mt8173-afe-pcm@11220000 { 22 - compatible = "mediatek,mt8173-afe-pcm"; 23 - reg = <0 0x11220000 0 0x1000>; 24 - interrupts = <GIC_SPI 134 IRQ_TYPE_EDGE_FALLING>; 25 - clocks = <&infracfg INFRA_AUDIO>, 26 - <&topckgen TOP_AUDIO_SEL>, 27 - <&topckgen TOP_AUD_INTBUS_SEL>, 28 - <&topckgen TOP_APLL1_DIV0>, 29 - <&topckgen TOP_APLL2_DIV0>, 30 - <&topckgen TOP_I2S0_M_CK_SEL>, 31 - <&topckgen TOP_I2S1_M_CK_SEL>, 32 - <&topckgen TOP_I2S2_M_CK_SEL>, 33 - <&topckgen TOP_I2S3_M_CK_SEL>, 34 - <&topckgen TOP_I2S3_B_CK_SEL>; 35 - clock-names = "infra_sys_audio_clk", 36 - "top_pdn_audio", 37 - "top_pdn_aud_intbus", 38 - "bck0", 39 - "bck1", 40 - "i2s0_m", 41 - "i2s1_m", 42 - "i2s2_m", 43 - "i2s3_m", 44 - "i2s3_b"; 45 - };