Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

drm/i915/cx0: Rename intel_clear_response_ready flag

Rename the non static intel_clear_response_ready_flag to
intel_cx0_clear_response_ready_flag so that we follow the
naming standards of non static function.

Signed-off-by: Suraj Kandpal <suraj.kandpal@intel.com>
Reviewed-by: Nemesa Garg <nemesa.garg@intel.com>
Link: https://patch.msgid.link/20260122044859.753682-2-suraj.kandpal@intel.com

+10 -10
+7 -7
drivers/gpu/drm/i915/display/intel_cx0_phy.c
··· 128 128 intel_display_power_put(display, POWER_DOMAIN_DC_OFF, wakeref); 129 129 } 130 130 131 - void intel_clear_response_ready_flag(struct intel_encoder *encoder, 132 - int lane) 131 + void intel_cx0_clear_response_ready_flag(struct intel_encoder *encoder, 132 + int lane) 133 133 { 134 134 struct intel_display *display = to_intel_display(encoder); 135 135 ··· 156 156 return; 157 157 } 158 158 159 - intel_clear_response_ready_flag(encoder, lane); 159 + intel_cx0_clear_response_ready_flag(encoder, lane); 160 160 } 161 161 162 162 int intel_cx0_wait_for_ack(struct intel_encoder *encoder, ··· 223 223 return -ETIMEDOUT; 224 224 } 225 225 226 - intel_clear_response_ready_flag(encoder, lane); 226 + intel_cx0_clear_response_ready_flag(encoder, lane); 227 227 228 228 intel_de_write(display, XELPDP_PORT_M2P_MSGBUS_CTL(display, port, lane), 229 229 XELPDP_PORT_M2P_TRANSACTION_PENDING | ··· 234 234 if (ack < 0) 235 235 return ack; 236 236 237 - intel_clear_response_ready_flag(encoder, lane); 237 + intel_cx0_clear_response_ready_flag(encoder, lane); 238 238 239 239 /* 240 240 * FIXME: Workaround to let HW to settle ··· 296 296 return -ETIMEDOUT; 297 297 } 298 298 299 - intel_clear_response_ready_flag(encoder, lane); 299 + intel_cx0_clear_response_ready_flag(encoder, lane); 300 300 301 301 intel_de_write(display, XELPDP_PORT_M2P_MSGBUS_CTL(display, port, lane), 302 302 XELPDP_PORT_M2P_TRANSACTION_PENDING | ··· 326 326 return -EINVAL; 327 327 } 328 328 329 - intel_clear_response_ready_flag(encoder, lane); 329 + intel_cx0_clear_response_ready_flag(encoder, lane); 330 330 331 331 /* 332 332 * FIXME: Workaround to let HW to settle
+2 -2
drivers/gpu/drm/i915/display/intel_cx0_phy.h
··· 25 25 struct intel_encoder; 26 26 struct intel_hdmi; 27 27 28 - void intel_clear_response_ready_flag(struct intel_encoder *encoder, 29 - int lane); 28 + void intel_cx0_clear_response_ready_flag(struct intel_encoder *encoder, 29 + int lane); 30 30 bool intel_encoder_is_c10phy(struct intel_encoder *encoder); 31 31 void intel_mtl_pll_enable(struct intel_encoder *encoder, 32 32 struct intel_dpll *pll,
+1 -1
drivers/gpu/drm/i915/display/intel_lt_phy.c
··· 1053 1053 * This is the time PHY takes to settle down after programming the PHY. 1054 1054 */ 1055 1055 udelay(150); 1056 - intel_clear_response_ready_flag(encoder, lane); 1056 + intel_cx0_clear_response_ready_flag(encoder, lane); 1057 1057 intel_lt_phy_clear_status_p2p(encoder, lane); 1058 1058 1059 1059 return 0;