Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
phy: qcom: qmp: Add DP v2 PHY register definitions
Add dedicated headers for DP v2 PHY, including QSERDES COM and TX/RX
register definitions.
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
Signed-off-by: Xiangxu Yin <xiangxu.yin@oss.qualcomm.com>
Link: https://patch.msgid.link/20251215-add-displayport-support-for-qcs615-platform-v8-11-cbc72c88a44e@oss.qualcomm.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
authored by
Xiangxu Yin
and committed by
Vinod Koul
c1282d5f
8e7670f7
+198
+21
drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v2.h
+21
drivers/phy/qualcomm/phy-qcom-qmp-dp-phy-v2.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_DP_PHY_V2_H_
7
+
#define QCOM_PHY_QMP_DP_PHY_V2_H_
8
+
9
+
// /* Only for QMP V2 PHY - DP PHY registers */
10
+
#define QSERDES_V2_DP_PHY_AUX_INTERRUPT_MASK 0x048
11
+
#define QSERDES_V2_DP_PHY_AUX_INTERRUPT_CLEAR 0x04c
12
+
#define QSERDES_V2_DP_PHY_AUX_BIST_CFG 0x050
13
+
14
+
#define QSERDES_V2_DP_PHY_VCO_DIV 0x068
15
+
#define QSERDES_V2_DP_PHY_TX0_TX1_LANE_CTL 0x06c
16
+
#define QSERDES_V2_DP_PHY_TX2_TX3_LANE_CTL 0x088
17
+
18
+
#define QSERDES_V2_DP_PHY_SPARE0 0x0ac
19
+
#define QSERDES_V2_DP_PHY_STATUS 0x0c0
20
+
21
+
#endif
+106
drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v2.h
+106
drivers/phy/qualcomm/phy-qcom-qmp-qserdes-com-v2.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_QSERDES_COM_V2_H_
7
+
#define QCOM_PHY_QMP_QSERDES_COM_V2_H_
8
+
9
+
/* Only for QMP V2 PHY - QSERDES COM registers */
10
+
#define QSERDES_V2_COM_ATB_SEL1 0x000
11
+
#define QSERDES_V2_COM_ATB_SEL2 0x004
12
+
#define QSERDES_V2_COM_FREQ_UPDATE 0x008
13
+
#define QSERDES_V2_COM_BG_TIMER 0x00c
14
+
#define QSERDES_V2_COM_SSC_EN_CENTER 0x010
15
+
#define QSERDES_V2_COM_SSC_ADJ_PER1 0x014
16
+
#define QSERDES_V2_COM_SSC_ADJ_PER2 0x018
17
+
#define QSERDES_V2_COM_SSC_PER1 0x01c
18
+
#define QSERDES_V2_COM_SSC_PER2 0x020
19
+
#define QSERDES_V2_COM_SSC_STEP_SIZE1 0x024
20
+
#define QSERDES_V2_COM_SSC_STEP_SIZE2 0x028
21
+
#define QSERDES_V2_COM_POST_DIV 0x02c
22
+
#define QSERDES_V2_COM_POST_DIV_MUX 0x030
23
+
#define QSERDES_V2_COM_BIAS_EN_CLKBUFLR_EN 0x034
24
+
#define QSERDES_V2_COM_CLK_ENABLE1 0x038
25
+
#define QSERDES_V2_COM_SYS_CLK_CTRL 0x03c
26
+
#define QSERDES_V2_COM_SYSCLK_BUF_ENABLE 0x040
27
+
#define QSERDES_V2_COM_PLL_EN 0x044
28
+
#define QSERDES_V2_COM_PLL_IVCO 0x048
29
+
#define QSERDES_V2_COM_LOCK_CMP1_MODE0 0x04c
30
+
#define QSERDES_V2_COM_LOCK_CMP2_MODE0 0x050
31
+
#define QSERDES_V2_COM_LOCK_CMP3_MODE0 0x054
32
+
#define QSERDES_V2_COM_LOCK_CMP1_MODE1 0x058
33
+
#define QSERDES_V2_COM_LOCK_CMP2_MODE1 0x05c
34
+
#define QSERDES_V2_COM_LOCK_CMP3_MODE1 0x060
35
+
#define QSERDES_V2_COM_EP_CLOCK_DETECT_CTR 0x068
36
+
#define QSERDES_V2_COM_SYSCLK_DET_COMP_STATUS 0x06c
37
+
#define QSERDES_V2_COM_CLK_EP_DIV 0x074
38
+
#define QSERDES_V2_COM_CP_CTRL_MODE0 0x078
39
+
#define QSERDES_V2_COM_CP_CTRL_MODE1 0x07c
40
+
#define QSERDES_V2_COM_PLL_RCTRL_MODE0 0x084
41
+
#define QSERDES_V2_COM_PLL_RCTRL_MODE1 0x088
42
+
#define QSERDES_V2_COM_PLL_CCTRL_MODE0 0x090
43
+
#define QSERDES_V2_COM_PLL_CCTRL_MODE1 0x094
44
+
#define QSERDES_V2_COM_PLL_CNTRL 0x09c
45
+
#define QSERDES_V2_COM_BIAS_EN_CTRL_BY_PSM 0x0a8
46
+
#define QSERDES_V2_COM_SYSCLK_EN_SEL 0x0ac
47
+
#define QSERDES_V2_COM_CML_SYSCLK_SEL 0x0b0
48
+
#define QSERDES_V2_COM_RESETSM_CNTRL 0x0b4
49
+
#define QSERDES_V2_COM_RESETSM_CNTRL2 0x0b8
50
+
#define QSERDES_V2_COM_LOCK_CMP_EN 0x0c8
51
+
#define QSERDES_V2_COM_LOCK_CMP_CFG 0x0cc
52
+
#define QSERDES_V2_COM_DEC_START_MODE0 0x0d0
53
+
#define QSERDES_V2_COM_DEC_START_MODE1 0x0d4
54
+
#define QSERDES_V2_COM_VCOCAL_DEADMAN_CTRL 0x0d8
55
+
#define QSERDES_V2_COM_DIV_FRAC_START1_MODE0 0x0dc
56
+
#define QSERDES_V2_COM_DIV_FRAC_START2_MODE0 0x0e0
57
+
#define QSERDES_V2_COM_DIV_FRAC_START3_MODE0 0x0e4
58
+
#define QSERDES_V2_COM_DIV_FRAC_START1_MODE1 0x0e8
59
+
#define QSERDES_V2_COM_DIV_FRAC_START2_MODE1 0x0ec
60
+
#define QSERDES_V2_COM_DIV_FRAC_START3_MODE1 0x0f0
61
+
#define QSERDES_V2_COM_VCO_TUNE_MINVAL1 0x0f4
62
+
#define QSERDES_V2_COM_VCO_TUNE_MINVAL2 0x0f8
63
+
#define QSERDES_V2_COM_INTEGLOOP_INITVAL 0x100
64
+
#define QSERDES_V2_COM_INTEGLOOP_EN 0x104
65
+
#define QSERDES_V2_COM_INTEGLOOP_GAIN0_MODE0 0x108
66
+
#define QSERDES_V2_COM_INTEGLOOP_GAIN1_MODE0 0x10c
67
+
#define QSERDES_V2_COM_INTEGLOOP_GAIN0_MODE1 0x110
68
+
#define QSERDES_V2_COM_INTEGLOOP_GAIN1_MODE1 0x114
69
+
#define QSERDES_V2_COM_VCO_TUNE_MAXVAL1 0x118
70
+
#define QSERDES_V2_COM_VCO_TUNE_MAXVAL2 0x11c
71
+
#define QSERDES_V2_COM_VCO_TUNE_CTRL 0x124
72
+
#define QSERDES_V2_COM_VCO_TUNE_MAP 0x128
73
+
#define QSERDES_V2_COM_VCO_TUNE1_MODE0 0x12c
74
+
#define QSERDES_V2_COM_VCO_TUNE2_MODE0 0x130
75
+
#define QSERDES_V2_COM_VCO_TUNE1_MODE1 0x134
76
+
#define QSERDES_V2_COM_VCO_TUNE2_MODE1 0x138
77
+
#define QSERDES_V2_COM_VCO_TUNE_INITVAL1 0x13c
78
+
#define QSERDES_V2_COM_VCO_TUNE_INITVAL2 0x140
79
+
#define QSERDES_V2_COM_VCO_TUNE_TIMER1 0x144
80
+
#define QSERDES_V2_COM_VCO_TUNE_TIMER2 0x148
81
+
#define QSERDES_V2_COM_CMN_STATUS 0x15c
82
+
#define QSERDES_V2_COM_RESET_SM_STATUS 0x160
83
+
#define QSERDES_V2_COM_RESTRIM_CODE_STATUS 0x164
84
+
#define QSERDES_V2_COM_PLLCAL_CODE1_STATUS 0x168
85
+
#define QSERDES_V2_COM_PLLCAL_CODE2_STATUS 0x16c
86
+
#define QSERDES_V2_COM_CLK_SELECT 0x174
87
+
#define QSERDES_V2_COM_HSCLK_SEL 0x178
88
+
#define QSERDES_V2_COM_INTEGLOOP_BINCODE_STATUS 0x17c
89
+
#define QSERDES_V2_COM_PLL_ANALOG 0x180
90
+
#define QSERDES_V2_COM_CORECLK_DIV 0x184
91
+
#define QSERDES_V2_COM_SW_RESET 0x188
92
+
#define QSERDES_V2_COM_CORE_CLK_EN 0x18c
93
+
#define QSERDES_V2_COM_C_READY_STATUS 0x190
94
+
#define QSERDES_V2_COM_CMN_CONFIG 0x194
95
+
#define QSERDES_V2_COM_CMN_RATE_OVERRIDE 0x198
96
+
#define QSERDES_V2_COM_SVS_MODE_CLK_SEL 0x19c
97
+
#define QSERDES_V2_COM_DEBUG_BUS0 0x1a0
98
+
#define QSERDES_V2_COM_DEBUG_BUS1 0x1a4
99
+
#define QSERDES_V2_COM_DEBUG_BUS2 0x1a8
100
+
#define QSERDES_V2_COM_DEBUG_BUS3 0x1ac
101
+
#define QSERDES_V2_COM_DEBUG_BUS_SEL 0x1b0
102
+
#define QSERDES_V2_COM_CMN_MISC1 0x1b4
103
+
#define QSERDES_V2_COM_CMN_MISC2 0x1b8
104
+
#define QSERDES_V2_COM_CORECLK_DIV_MODE1 0x1bc
105
+
106
+
#endif
+68
drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v2.h
+68
drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v2.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V2_H_
7
+
#define QCOM_PHY_QMP_QSERDES_TXRX_V2_H_
8
+
9
+
/* Only for QMP V2 PHY - TX registers */
10
+
#define QSERDES_V2_TX_BIST_MODE_LANENO 0x000
11
+
#define QSERDES_V2_TX_CLKBUF_ENABLE 0x008
12
+
#define QSERDES_V2_TX_TX_EMP_POST1_LVL 0x00c
13
+
#define QSERDES_V2_TX_TX_DRV_LVL 0x01c
14
+
#define QSERDES_V2_TX_RESET_TSYNC_EN 0x024
15
+
#define QSERDES_V2_TX_PRE_STALL_LDO_BOOST_EN 0x028
16
+
#define QSERDES_V2_TX_TX_BAND 0x02c
17
+
#define QSERDES_V2_TX_SLEW_CNTL 0x030
18
+
#define QSERDES_V2_TX_INTERFACE_SELECT 0x034
19
+
#define QSERDES_V2_TX_RES_CODE_LANE_TX 0x03c
20
+
#define QSERDES_V2_TX_RES_CODE_LANE_RX 0x040
21
+
#define QSERDES_V2_TX_RES_CODE_LANE_OFFSET_TX 0x044
22
+
#define QSERDES_V2_TX_RES_CODE_LANE_OFFSET_RX 0x048
23
+
#define QSERDES_V2_TX_DEBUG_BUS_SEL 0x058
24
+
#define QSERDES_V2_TX_TRANSCEIVER_BIAS_EN 0x05c
25
+
#define QSERDES_V2_TX_HIGHZ_DRVR_EN 0x060
26
+
#define QSERDES_V2_TX_TX_POL_INV 0x064
27
+
#define QSERDES_V2_TX_PARRATE_REC_DETECT_IDLE_EN 0x068
28
+
#define QSERDES_V2_TX_LANE_MODE_1 0x08c
29
+
#define QSERDES_V2_TX_LANE_MODE_2 0x090
30
+
#define QSERDES_V2_TX_LANE_MODE_3 0x094
31
+
#define QSERDES_V2_TX_RCV_DETECT_LVL_2 0x0a4
32
+
#define QSERDES_V2_TX_TRAN_DRVR_EMP_EN 0x0c0
33
+
#define QSERDES_V2_TX_TX_INTERFACE_MODE 0x0c4
34
+
#define QSERDES_V2_TX_VMODE_CTRL1 0x0f0
35
+
36
+
/* Only for QMP V2 PHY - RX registers */
37
+
#define QSERDES_V2_RX_UCDR_FO_GAIN 0x008
38
+
#define QSERDES_V2_RX_UCDR_SO_GAIN_HALF 0x00c
39
+
#define QSERDES_V2_RX_UCDR_SO_GAIN 0x014
40
+
#define QSERDES_V2_RX_UCDR_SVS_SO_GAIN_HALF 0x024
41
+
#define QSERDES_V2_RX_UCDR_SVS_SO_GAIN_QUARTER 0x028
42
+
#define QSERDES_V2_RX_UCDR_SVS_SO_GAIN 0x02c
43
+
#define QSERDES_V2_RX_UCDR_FASTLOCK_FO_GAIN 0x030
44
+
#define QSERDES_V2_RX_UCDR_SO_SATURATION_AND_ENABLE 0x034
45
+
#define QSERDES_V2_RX_UCDR_FASTLOCK_COUNT_LOW 0x03c
46
+
#define QSERDES_V2_RX_UCDR_FASTLOCK_COUNT_HIGH 0x040
47
+
#define QSERDES_V2_RX_UCDR_PI_CONTROLS 0x044
48
+
#define QSERDES_V2_RX_RX_TERM_BW 0x07c
49
+
#define QSERDES_V2_RX_VGA_CAL_CNTRL1 0x0bc
50
+
#define QSERDES_V2_RX_VGA_CAL_CNTRL2 0x0c0
51
+
#define QSERDES_V2_RX_RX_EQ_GAIN2_LSB 0x0c8
52
+
#define QSERDES_V2_RX_RX_EQ_GAIN2_MSB 0x0cc
53
+
#define QSERDES_V2_RX_RX_EQU_ADAPTOR_CNTRL1 0x0d0
54
+
#define QSERDES_V2_RX_RX_EQU_ADAPTOR_CNTRL2 0x0d4
55
+
#define QSERDES_V2_RX_RX_EQU_ADAPTOR_CNTRL3 0x0d8
56
+
#define QSERDES_V2_RX_RX_EQU_ADAPTOR_CNTRL4 0x0dc
57
+
#define QSERDES_V2_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x0f8
58
+
#define QSERDES_V2_RX_RX_OFFSET_ADAPTOR_CNTRL2 0x0fc
59
+
#define QSERDES_V2_RX_SIGDET_ENABLES 0x100
60
+
#define QSERDES_V2_RX_SIGDET_CNTRL 0x104
61
+
#define QSERDES_V2_RX_SIGDET_LVL 0x108
62
+
#define QSERDES_V2_RX_SIGDET_DEGLITCH_CNTRL 0x10c
63
+
#define QSERDES_V2_RX_RX_BAND 0x110
64
+
#define QSERDES_V2_RX_RX_INTERFACE_MODE 0x11c
65
+
#define QSERDES_V2_RX_RX_MODE_00 0x164
66
+
#define QSERDES_V2_RX_RX_MODE_01 0x168
67
+
68
+
#endif
+3
drivers/phy/qualcomm/phy-qcom-qmp.h
+3
drivers/phy/qualcomm/phy-qcom-qmp.h