tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: mailbox: mediatek,mt8196-vcp-mbox: add mtk vcp-mbox document

The MTK VCP mailbox enables the SoC to communicate with the VCP by passing
messages through 64 32-bit wide registers. It has 32 interrupt vectors in
either direction for signalling purposes.

This adds a binding for Mediatek VCP mailbox.

Signed-off-by: Jjian Zhou <jjian.zhou@mediatek.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Reviewed-by: Chen-Yu Tsai <wenst@chromium.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Signed-off-by: Jassi Brar <jassisinghbrar@gmail.com>

authored by

Jjian Zhou and committed by
Jassi Brar c2b75a53 e84d9601

+49
+49
Documentation/devicetree/bindings/mailbox/mediatek,mt8196-vcp-mbox.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/mailbox/mediatek,mt8196-vcp-mbox.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: MediaTek Video Companion Processor (VCP) mailbox 8 + 9 + maintainers: 10 + - Jjian Zhou <Jjian.Zhou@mediatek.com> 11 + 12 + description: 13 + The MTK VCP mailbox enables the SoC to communicate with the VCP by passing 14 + messages through 64 32-bit wide registers. It has 32 interrupt vectors in 15 + either direction for signalling purposes. 16 + 17 + properties: 18 + compatible: 19 + enum: 20 + - mediatek,mt8196-vcp-mbox 21 + 22 + reg: 23 + maxItems: 1 24 + 25 + interrupts: 26 + maxItems: 1 27 + 28 + "#mbox-cells": 29 + const: 0 30 + 31 + required: 32 + - compatible 33 + - reg 34 + - interrupts 35 + - "#mbox-cells" 36 + 37 + additionalProperties: false 38 + 39 + examples: 40 + - | 41 + #include <dt-bindings/interrupt-controller/arm-gic.h> 42 + #include <dt-bindings/interrupt-controller/irq.h> 43 + 44 + mailbox@31b80000 { 45 + compatible = "mediatek,mt8196-vcp-mbox"; 46 + reg = <0x31b80000 0x1000>; 47 + interrupts = <GIC_SPI 789 IRQ_TYPE_LEVEL_HIGH 0>; 48 + #mbox-cells = <0>; 49 + };