Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
pinctrl: qcom: Add Milos LPASS LPI TLMM
Add a driver for the pin controller in the Low Power Audio SubSystem
(LPASS) on the Milos SoC.
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com>
Signed-off-by: Linus Walleij <linusw@kernel.org>
authored by
Luca Weiss
and committed by
Linus Walleij
ca0395d9
3bf14aec
+228
+10
drivers/pinctrl/qcom/Kconfig
+10
drivers/pinctrl/qcom/Kconfig
···
60
60
Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI
61
61
(Low Power Island) found on the Qualcomm Technologies Inc SoCs.
62
62
63
+
config PINCTRL_MILOS_LPASS_LPI
64
+
tristate "Qualcomm Technologies Inc Milos LPASS LPI pin controller driver"
65
+
depends on ARM64 || COMPILE_TEST
66
+
depends on PINCTRL_LPASS_LPI
67
+
help
68
+
This is the pinctrl, pinmux, pinconf and gpiolib driver for the
69
+
Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI
70
+
(Low Power Island) found on the Qualcomm Technologies Inc Milos
71
+
platform.
72
+
63
73
config PINCTRL_SC7280_LPASS_LPI
64
74
tristate "Qualcomm Technologies Inc SC7280 and SM8350 LPASS LPI pin controller driver"
65
75
depends on ARM64 || COMPILE_TEST
+1
drivers/pinctrl/qcom/Makefile
+1
drivers/pinctrl/qcom/Makefile
···
34
34
obj-$(CONFIG_PINCTRL_MDM9607) += pinctrl-mdm9607.o
35
35
obj-$(CONFIG_PINCTRL_MDM9615) += pinctrl-mdm9615.o
36
36
obj-$(CONFIG_PINCTRL_MILOS) += pinctrl-milos.o
37
+
obj-$(CONFIG_PINCTRL_MILOS_LPASS_LPI) += pinctrl-milos-lpass-lpi.o
37
38
obj-$(CONFIG_PINCTRL_QCOM_SPMI_PMIC) += pinctrl-spmi-gpio.o
38
39
obj-$(CONFIG_PINCTRL_QCOM_SPMI_PMIC) += pinctrl-spmi-mpp.o
39
40
obj-$(CONFIG_PINCTRL_QCOM_SSBI_PMIC) += pinctrl-ssbi-gpio.o
+217
drivers/pinctrl/qcom/pinctrl-milos-lpass-lpi.c
+217
drivers/pinctrl/qcom/pinctrl-milos-lpass-lpi.c
···
1
+
// SPDX-License-Identifier: GPL-2.0-only
2
+
/*
3
+
* Copyright (c) 2022-2023 Linaro Ltd.
4
+
* Copyright (c) 2026 Luca Weiss <luca.weiss@fairphone.com>
5
+
*/
6
+
7
+
#include <linux/gpio/driver.h>
8
+
#include <linux/module.h>
9
+
#include <linux/platform_device.h>
10
+
11
+
#include "pinctrl-lpass-lpi.h"
12
+
13
+
enum lpass_lpi_functions {
14
+
LPI_MUX_dmic1_clk,
15
+
LPI_MUX_dmic1_data,
16
+
LPI_MUX_dmic2_clk,
17
+
LPI_MUX_dmic2_data,
18
+
LPI_MUX_dmic3_clk,
19
+
LPI_MUX_dmic3_data,
20
+
LPI_MUX_dmic4_clk,
21
+
LPI_MUX_dmic4_data,
22
+
LPI_MUX_i2s0_clk,
23
+
LPI_MUX_i2s0_data,
24
+
LPI_MUX_i2s0_ws,
25
+
LPI_MUX_i2s1_clk,
26
+
LPI_MUX_i2s1_data,
27
+
LPI_MUX_i2s1_ws,
28
+
LPI_MUX_i2s2_clk,
29
+
LPI_MUX_i2s2_data,
30
+
LPI_MUX_i2s2_ws,
31
+
LPI_MUX_i2s3_clk,
32
+
LPI_MUX_i2s3_data,
33
+
LPI_MUX_i2s3_ws,
34
+
LPI_MUX_qca_swr_clk,
35
+
LPI_MUX_qca_swr_data,
36
+
LPI_MUX_slimbus_clk,
37
+
LPI_MUX_slimbus_data,
38
+
LPI_MUX_swr_rx_clk,
39
+
LPI_MUX_swr_rx_data,
40
+
LPI_MUX_swr_tx_clk,
41
+
LPI_MUX_swr_tx_data,
42
+
LPI_MUX_wsa_swr_clk,
43
+
LPI_MUX_wsa_swr_data,
44
+
LPI_MUX_ext_mclk1_a,
45
+
LPI_MUX_ext_mclk1_b,
46
+
LPI_MUX_ext_mclk1_c,
47
+
LPI_MUX_ext_mclk1_d,
48
+
LPI_MUX_ext_mclk1_e,
49
+
LPI_MUX_gpio,
50
+
LPI_MUX__,
51
+
};
52
+
53
+
static const struct pinctrl_pin_desc milos_lpi_pins[] = {
54
+
PINCTRL_PIN(0, "gpio0"),
55
+
PINCTRL_PIN(1, "gpio1"),
56
+
PINCTRL_PIN(2, "gpio2"),
57
+
PINCTRL_PIN(3, "gpio3"),
58
+
PINCTRL_PIN(4, "gpio4"),
59
+
PINCTRL_PIN(5, "gpio5"),
60
+
PINCTRL_PIN(6, "gpio6"),
61
+
PINCTRL_PIN(7, "gpio7"),
62
+
PINCTRL_PIN(8, "gpio8"),
63
+
PINCTRL_PIN(9, "gpio9"),
64
+
PINCTRL_PIN(10, "gpio10"),
65
+
PINCTRL_PIN(11, "gpio11"),
66
+
PINCTRL_PIN(12, "gpio12"),
67
+
PINCTRL_PIN(13, "gpio13"),
68
+
PINCTRL_PIN(14, "gpio14"),
69
+
PINCTRL_PIN(15, "gpio15"),
70
+
PINCTRL_PIN(16, "gpio16"),
71
+
PINCTRL_PIN(17, "gpio17"),
72
+
PINCTRL_PIN(18, "gpio18"),
73
+
PINCTRL_PIN(19, "gpio19"),
74
+
PINCTRL_PIN(20, "gpio20"),
75
+
PINCTRL_PIN(21, "gpio21"),
76
+
PINCTRL_PIN(22, "gpio22"),
77
+
};
78
+
79
+
static const char * const gpio_groups[] = {
80
+
"gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
81
+
"gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
82
+
"gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
83
+
"gpio22",
84
+
};
85
+
86
+
static const char * const dmic1_clk_groups[] = { "gpio6" };
87
+
static const char * const dmic1_data_groups[] = { "gpio7" };
88
+
static const char * const dmic2_clk_groups[] = { "gpio8" };
89
+
static const char * const dmic2_data_groups[] = { "gpio9" };
90
+
static const char * const dmic3_clk_groups[] = { "gpio12" };
91
+
static const char * const dmic3_data_groups[] = { "gpio13" };
92
+
static const char * const dmic4_clk_groups[] = { "gpio21" };
93
+
static const char * const dmic4_data_groups[] = { "gpio22" };
94
+
static const char * const i2s0_clk_groups[] = { "gpio0" };
95
+
static const char * const i2s0_ws_groups[] = { "gpio1" };
96
+
static const char * const i2s0_data_groups[] = { "gpio2", "gpio3", "gpio4", "gpio5" };
97
+
static const char * const i2s1_clk_groups[] = { "gpio6" };
98
+
static const char * const i2s1_ws_groups[] = { "gpio7" };
99
+
static const char * const i2s1_data_groups[] = { "gpio8", "gpio9" };
100
+
static const char * const i2s2_clk_groups[] = { "gpio10" };
101
+
static const char * const i2s2_ws_groups[] = { "gpio11" };
102
+
static const char * const i2s2_data_groups[] = { "gpio12", "gpio13" };
103
+
static const char * const i2s3_clk_groups[] = { "gpio19" };
104
+
static const char * const i2s3_ws_groups[] = { "gpio20" };
105
+
static const char * const i2s3_data_groups[] = { "gpio21", "gpio22" };
106
+
static const char * const qca_swr_clk_groups[] = { "gpio19" };
107
+
static const char * const qca_swr_data_groups[] = { "gpio20" };
108
+
static const char * const slimbus_clk_groups[] = { "gpio19" };
109
+
static const char * const slimbus_data_groups[] = { "gpio20" };
110
+
static const char * const swr_rx_clk_groups[] = { "gpio3" };
111
+
static const char * const swr_rx_data_groups[] = { "gpio4", "gpio5" };
112
+
static const char * const swr_tx_clk_groups[] = { "gpio0" };
113
+
static const char * const swr_tx_data_groups[] = { "gpio1", "gpio2", "gpio14" };
114
+
static const char * const wsa_swr_clk_groups[] = { "gpio10" };
115
+
static const char * const wsa_swr_data_groups[] = { "gpio11" };
116
+
static const char * const ext_mclk1_a_groups[] = { "gpio13" };
117
+
static const char * const ext_mclk1_b_groups[] = { "gpio9" };
118
+
static const char * const ext_mclk1_c_groups[] = { "gpio5" };
119
+
static const char * const ext_mclk1_d_groups[] = { "gpio14" };
120
+
static const char * const ext_mclk1_e_groups[] = { "gpio22" };
121
+
122
+
static const struct lpi_pingroup milos_groups[] = {
123
+
LPI_PINGROUP(0, 0, swr_tx_clk, i2s0_clk, _, _),
124
+
LPI_PINGROUP(1, 2, swr_tx_data, i2s0_ws, _, _),
125
+
LPI_PINGROUP(2, 4, swr_tx_data, i2s0_data, _, _),
126
+
LPI_PINGROUP(3, 8, swr_rx_clk, i2s0_data, _, _),
127
+
LPI_PINGROUP(4, 10, swr_rx_data, i2s0_data, _, _),
128
+
LPI_PINGROUP(5, 12, swr_rx_data, ext_mclk1_c, i2s0_data, _),
129
+
LPI_PINGROUP(6, LPI_NO_SLEW, dmic1_clk, i2s1_clk, _, _),
130
+
LPI_PINGROUP(7, LPI_NO_SLEW, dmic1_data, i2s1_ws, _, _),
131
+
LPI_PINGROUP(8, LPI_NO_SLEW, dmic2_clk, i2s1_data, _, _),
132
+
LPI_PINGROUP(9, LPI_NO_SLEW, dmic2_data, i2s1_data, ext_mclk1_b, _),
133
+
LPI_PINGROUP(10, 16, wsa_swr_clk, i2s2_clk, _, _),
134
+
LPI_PINGROUP(11, 18, wsa_swr_data, i2s2_ws, _, _),
135
+
LPI_PINGROUP(12, LPI_NO_SLEW, dmic3_clk, i2s2_data, _, _),
136
+
LPI_PINGROUP(13, LPI_NO_SLEW, dmic3_data, i2s2_data, ext_mclk1_a, _),
137
+
LPI_PINGROUP(14, 6, swr_tx_data, ext_mclk1_d, _, _),
138
+
/* gpio15 - gpio18 do not really exist */
139
+
LPI_PINGROUP(15, 20, _, _, _, _),
140
+
LPI_PINGROUP(16, 22, _, _, _, _),
141
+
LPI_PINGROUP(17, LPI_NO_SLEW, _, _, _, _),
142
+
LPI_PINGROUP(18, LPI_NO_SLEW, _, _, _, _),
143
+
LPI_PINGROUP(19, LPI_NO_SLEW, i2s3_clk, slimbus_clk, qca_swr_clk, _),
144
+
LPI_PINGROUP(20, LPI_NO_SLEW, i2s3_ws, slimbus_data, qca_swr_data, _),
145
+
LPI_PINGROUP(21, LPI_NO_SLEW, i2s3_data, dmic4_clk, _, _),
146
+
LPI_PINGROUP(22, LPI_NO_SLEW, i2s3_data, dmic4_data, ext_mclk1_e, _),
147
+
};
148
+
149
+
static const struct lpi_function milos_functions[] = {
150
+
LPI_FUNCTION(gpio),
151
+
LPI_FUNCTION(dmic1_clk),
152
+
LPI_FUNCTION(dmic1_data),
153
+
LPI_FUNCTION(dmic2_clk),
154
+
LPI_FUNCTION(dmic2_data),
155
+
LPI_FUNCTION(dmic3_clk),
156
+
LPI_FUNCTION(dmic3_data),
157
+
LPI_FUNCTION(dmic4_clk),
158
+
LPI_FUNCTION(dmic4_data),
159
+
LPI_FUNCTION(i2s0_clk),
160
+
LPI_FUNCTION(i2s0_data),
161
+
LPI_FUNCTION(i2s0_ws),
162
+
LPI_FUNCTION(i2s1_clk),
163
+
LPI_FUNCTION(i2s1_data),
164
+
LPI_FUNCTION(i2s1_ws),
165
+
LPI_FUNCTION(i2s2_clk),
166
+
LPI_FUNCTION(i2s2_data),
167
+
LPI_FUNCTION(i2s2_ws),
168
+
LPI_FUNCTION(i2s3_clk),
169
+
LPI_FUNCTION(i2s3_data),
170
+
LPI_FUNCTION(i2s3_ws),
171
+
LPI_FUNCTION(qca_swr_clk),
172
+
LPI_FUNCTION(qca_swr_data),
173
+
LPI_FUNCTION(slimbus_clk),
174
+
LPI_FUNCTION(slimbus_data),
175
+
LPI_FUNCTION(swr_rx_clk),
176
+
LPI_FUNCTION(swr_rx_data),
177
+
LPI_FUNCTION(swr_tx_clk),
178
+
LPI_FUNCTION(swr_tx_data),
179
+
LPI_FUNCTION(wsa_swr_clk),
180
+
LPI_FUNCTION(wsa_swr_data),
181
+
LPI_FUNCTION(ext_mclk1_a),
182
+
LPI_FUNCTION(ext_mclk1_b),
183
+
LPI_FUNCTION(ext_mclk1_c),
184
+
LPI_FUNCTION(ext_mclk1_d),
185
+
LPI_FUNCTION(ext_mclk1_e),
186
+
};
187
+
188
+
static const struct lpi_pinctrl_variant_data milos_lpi_data = {
189
+
.pins = milos_lpi_pins,
190
+
.npins = ARRAY_SIZE(milos_lpi_pins),
191
+
.groups = milos_groups,
192
+
.ngroups = ARRAY_SIZE(milos_groups),
193
+
.functions = milos_functions,
194
+
.nfunctions = ARRAY_SIZE(milos_functions),
195
+
};
196
+
197
+
static const struct of_device_id lpi_pinctrl_of_match[] = {
198
+
{
199
+
.compatible = "qcom,milos-lpass-lpi-pinctrl",
200
+
.data = &milos_lpi_data,
201
+
},
202
+
{ }
203
+
};
204
+
MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match);
205
+
206
+
static struct platform_driver lpi_pinctrl_driver = {
207
+
.driver = {
208
+
.name = "qcom-milos-lpass-lpi-pinctrl",
209
+
.of_match_table = lpi_pinctrl_of_match,
210
+
},
211
+
.probe = lpi_pinctrl_probe,
212
+
.remove = lpi_pinctrl_remove,
213
+
};
214
+
215
+
module_platform_driver(lpi_pinctrl_driver);
216
+
MODULE_DESCRIPTION("Qualcomm Milos LPI GPIO pin control driver");
217
+
MODULE_LICENSE("GPL");