Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: soc: sophgo: Add SG2044 top syscon device

The SG2044 top syscon device provide PLL clock control and some other
misc feature of the SoC.

Add the compatible string for SG2044 top syscon device.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20250418020325.421257-2-inochiama@gmail.com
Signed-off-by: Inochi Amaoto <inochiama@gmail.com>
Signed-off-by: Chen Wang <unicorn_wang@outlook.com>
Signed-off-by: Chen Wang <wangchen20@iscas.ac.cn>

+76
+49
Documentation/devicetree/bindings/soc/sophgo/sophgo,sg2044-top-syscon.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/soc/sophgo/sophgo,sg2044-top-syscon.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Sophgo SG2044 SoC TOP system controller 8 + 9 + maintainers: 10 + - Inochi Amaoto <inochiama@gmail.com> 11 + 12 + description: 13 + The Sophgo SG2044 TOP system controller is a hardware block grouping 14 + multiple small functions, such as clocks and some other internal 15 + function. 16 + 17 + properties: 18 + compatible: 19 + items: 20 + - const: sophgo,sg2044-top-syscon 21 + - const: syscon 22 + 23 + reg: 24 + maxItems: 1 25 + 26 + clocks: 27 + maxItems: 1 28 + 29 + '#clock-cells': 30 + const: 1 31 + description: 32 + See <dt-bindings/clock/sophgo,sg2044-pll.h> for valid clock. 33 + 34 + required: 35 + - compatible 36 + - reg 37 + - clocks 38 + - '#clock-cells' 39 + 40 + additionalProperties: false 41 + 42 + examples: 43 + - | 44 + syscon@50000000 { 45 + compatible = "sophgo,sg2044-top-syscon", "syscon"; 46 + reg = <0x50000000 0x1000>; 47 + #clock-cells = <1>; 48 + clocks = <&osc>; 49 + };
+27
include/dt-bindings/clock/sophgo,sg2044-pll.h
··· 1 + /* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */ 2 + /* 3 + * Copyright (C) 2024 Inochi Amaoto <inochiama@gmail.com> 4 + */ 5 + 6 + #ifndef __DT_BINDINGS_SOPHGO_SG2044_PLL_H__ 7 + #define __DT_BINDINGS_SOPHGO_SG2044_PLL_H__ 8 + 9 + #define CLK_FPLL0 0 10 + #define CLK_FPLL1 1 11 + #define CLK_FPLL2 2 12 + #define CLK_DPLL0 3 13 + #define CLK_DPLL1 4 14 + #define CLK_DPLL2 5 15 + #define CLK_DPLL3 6 16 + #define CLK_DPLL4 7 17 + #define CLK_DPLL5 8 18 + #define CLK_DPLL6 9 19 + #define CLK_DPLL7 10 20 + #define CLK_MPLL0 11 21 + #define CLK_MPLL1 12 22 + #define CLK_MPLL2 13 23 + #define CLK_MPLL3 14 24 + #define CLK_MPLL4 15 25 + #define CLK_MPLL5 16 26 + 27 + #endif /* __DT_BINDINGS_SOPHGO_SG2044_PLL_H__ */