Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

perf/x86/cstate: Add Tremont support

Tremont is Intel's successor to Goldmont Plus. From the perspective of
Intel cstate residency counters, there is nothing changed compared with
Goldmont Plus and Goldmont.

Share glm_cstates with Goldmont Plus and Goldmont.
Update the comments for Tremont.

Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Ingo Molnar <mingo@kernel.org>
Reviewed-by: Andi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/1580236279-35492-2-git-send-email-kan.liang@linux.intel.com

authored by

Kan Liang and committed by
Ingo Molnar
ecf71fbc eda23b38

+13 -9
+13 -9
arch/x86/events/intel/cstate.c
··· 40 40 * Model specific counters: 41 41 * MSR_CORE_C1_RES: CORE C1 Residency Counter 42 42 * perf code: 0x00 43 - * Available model: SLM,AMT,GLM,CNL 43 + * Available model: SLM,AMT,GLM,CNL,TNT 44 44 * Scope: Core (each processor core has a MSR) 45 45 * MSR_CORE_C3_RESIDENCY: CORE C3 Residency Counter 46 46 * perf code: 0x01 47 47 * Available model: NHM,WSM,SNB,IVB,HSW,BDW,SKL,GLM, 48 - * CNL,KBL,CML 48 + * CNL,KBL,CML,TNT 49 49 * Scope: Core 50 50 * MSR_CORE_C6_RESIDENCY: CORE C6 Residency Counter 51 51 * perf code: 0x02 52 52 * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW, 53 - * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL 53 + * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL, 54 + * TNT 54 55 * Scope: Core 55 56 * MSR_CORE_C7_RESIDENCY: CORE C7 Residency Counter 56 57 * perf code: 0x03 ··· 61 60 * MSR_PKG_C2_RESIDENCY: Package C2 Residency Counter. 62 61 * perf code: 0x00 63 62 * Available model: SNB,IVB,HSW,BDW,SKL,KNL,GLM,CNL, 64 - * KBL,CML,ICL,TGL 63 + * KBL,CML,ICL,TGL,TNT 65 64 * Scope: Package (physical package) 66 65 * MSR_PKG_C3_RESIDENCY: Package C3 Residency Counter. 67 66 * perf code: 0x01 68 67 * Available model: NHM,WSM,SNB,IVB,HSW,BDW,SKL,KNL, 69 - * GLM,CNL,KBL,CML,ICL,TGL 68 + * GLM,CNL,KBL,CML,ICL,TGL,TNT 70 69 * Scope: Package (physical package) 71 70 * MSR_PKG_C6_RESIDENCY: Package C6 Residency Counter. 72 71 * perf code: 0x02 73 - * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW 74 - * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL 72 + * Available model: SLM,AMT,NHM,WSM,SNB,IVB,HSW,BDW, 73 + * SKL,KNL,GLM,CNL,KBL,CML,ICL,TGL, 74 + * TNT 75 75 * Scope: Package (physical package) 76 76 * MSR_PKG_C7_RESIDENCY: Package C7 Residency Counter. 77 77 * perf code: 0x03 ··· 89 87 * Scope: Package (physical package) 90 88 * MSR_PKG_C10_RESIDENCY: Package C10 Residency Counter. 91 89 * perf code: 0x06 92 - * Available model: HSW ULT,KBL,GLM,CNL,CML,ICL,TGL 90 + * Available model: HSW ULT,KBL,GLM,CNL,CML,ICL,TGL, 91 + * TNT 93 92 * Scope: Package (physical package) 94 93 * 95 94 */ ··· 643 640 644 641 X86_CSTATES_MODEL(INTEL_FAM6_ATOM_GOLDMONT, glm_cstates), 645 642 X86_CSTATES_MODEL(INTEL_FAM6_ATOM_GOLDMONT_D, glm_cstates), 646 - 647 643 X86_CSTATES_MODEL(INTEL_FAM6_ATOM_GOLDMONT_PLUS, glm_cstates), 644 + X86_CSTATES_MODEL(INTEL_FAM6_ATOM_TREMONT_D, glm_cstates), 645 + X86_CSTATES_MODEL(INTEL_FAM6_ATOM_TREMONT, glm_cstates), 648 646 649 647 X86_CSTATES_MODEL(INTEL_FAM6_ICELAKE_L, icl_cstates), 650 648 X86_CSTATES_MODEL(INTEL_FAM6_ICELAKE, icl_cstates),