Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
drm/i915: Remove i915_reg.h from intel_dram.c
Make intel_dram.c free from including i915_reg.h.
v3: Move MEM_SS info reg to display instead of pcode header (Jani)
v2: Move mem config register to newly added pcode header (Jani)
Signed-off-by: Uma Shankar <uma.shankar@intel.com>
Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patch.msgid.link/20260205094341.1882816-9-uma.shankar@intel.com
+7
-7
+6
drivers/gpu/drm/i915/display/intel_display_regs.h
+6
drivers/gpu/drm/i915/display/intel_display_regs.h
···
3075
3075
#define MTL_PIPE_CLKGATE_DIS2(pipe) _MMIO_PIPE(pipe, _MTL_PIPE_CLKGATE_DIS2_A, _MTL_PIPE_CLKGATE_DIS2_B)
3076
3076
#define MTL_DPFC_GATING_DIS REG_BIT(6)
3077
3077
3078
+
#define MTL_MEM_SS_INFO_GLOBAL _MMIO(0x45700)
3079
+
#define XE3P_ECC_IMPACTING_DE REG_BIT(12)
3080
+
#define MTL_N_OF_ENABLED_QGV_POINTS_MASK REG_GENMASK(11, 8)
3081
+
#define MTL_N_OF_POPULATED_CH_MASK REG_GENMASK(7, 4)
3082
+
#define MTL_DDR_TYPE_MASK REG_GENMASK(3, 0)
3083
+
3078
3084
#define MTL_MEM_SS_INFO_QGV_POINT_OFFSET 0x45710
3079
3085
#define MTL_MEM_SS_INFO_QGV_POINT_LOW(point) _MMIO(MTL_MEM_SS_INFO_QGV_POINT_OFFSET + (point) * 8)
3080
3086
#define MTL_TRCD_MASK REG_GENMASK(31, 24)
+1
-1
drivers/gpu/drm/i915/display/intel_dram.c
+1
-1
drivers/gpu/drm/i915/display/intel_dram.c
···
9
9
#include <drm/drm_print.h>
10
10
#include <drm/intel/intel_pcode_regs.h>
11
11
12
-
#include "i915_reg.h"
13
12
#include "intel_display_core.h"
14
13
#include "intel_display_utils.h"
14
+
#include "intel_display_regs.h"
15
15
#include "intel_dram.h"
16
16
#include "intel_mchbar_regs.h"
17
17
#include "intel_parent.h"
-6
drivers/gpu/drm/i915/i915_reg.h
-6
drivers/gpu/drm/i915/i915_reg.h
···
1005
1005
#define OROM_OFFSET _MMIO(0x1020c0)
1006
1006
#define OROM_OFFSET_MASK REG_GENMASK(20, 16)
1007
1007
1008
-
#define MTL_MEM_SS_INFO_GLOBAL _MMIO(0x45700)
1009
-
#define XE3P_ECC_IMPACTING_DE REG_BIT(12)
1010
-
#define MTL_N_OF_ENABLED_QGV_POINTS_MASK REG_GENMASK(11, 8)
1011
-
#define MTL_N_OF_POPULATED_CH_MASK REG_GENMASK(7, 4)
1012
-
#define MTL_DDR_TYPE_MASK REG_GENMASK(3, 0)
1013
-
1014
1008
#define MTL_MEDIA_GSI_BASE 0x380000
1015
1009
1016
1010
#endif /* _I915_REG_H_ */