tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

Merge tag 'renesas-dt-bindings-for-v6.2-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into soc/dt

Renesas DT binding updates for v6.2 (take two)

- Document support for the Andes Technology AX45MP RISC-V CPU Core, as
used on the Renesas RZ/Five SoC,
- Document support for the Renesas RZ/V2M System Configuration.

* tag 'renesas-dt-bindings-for-v6.2-tag2' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
dt-bindings: arm: renesas: Document Renesas RZ/V2M System Configuration
dt-bindings: riscv: Add Andes AX45MP core to the list
dt-bindings: riscv: Sort the CPU core list alphabetically

Link: https://lore.kernel.org/r/cover.1668788927.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

Arnd Bergmann f241625b 27269ac4

+49 -5
+6 -5
Documentation/devicetree/bindings/riscv/cpus.yaml
··· 28 28 oneOf: 29 29 - items: 30 30 - enum: 31 - - sifive,rocket0 31 + - andestech,ax45mp 32 + - canaan,k210 32 33 - sifive,bullet0 33 34 - sifive,e5 34 35 - sifive,e7 35 36 - sifive,e71 36 - - sifive,u74-mc 37 - - sifive,u54 38 - - sifive,u74 37 + - sifive,rocket0 39 38 - sifive,u5 39 + - sifive,u54 40 40 - sifive,u7 41 - - canaan,k210 41 + - sifive,u74 42 + - sifive,u74-mc 42 43 - const: riscv 43 44 - items: 44 45 - enum:
+43
Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g011-sys.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/soc/renesas/renesas,r9a09g011-sys.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Renesas RZ/V2M System Configuration (SYS) 8 + 9 + maintainers: 10 + - Geert Uytterhoeven <geert+renesas@glider.be> 11 + 12 + description: 13 + The RZ/V2M-alike SYS (System Configuration) controls the overall 14 + configuration of the LSI and supports the following functions, 15 + - Bank address settings for DMAC 16 + - Bank address settings of the units for ICB 17 + - ETHER AxCACHE[1] (C bit) control function 18 + - RAMA initialization control 19 + - MD[7:0] pin monitoring 20 + - LSI version 21 + - PCIe related settings 22 + - WDT stop control 23 + - Temperature sensor (TSU) monitor 24 + 25 + properties: 26 + compatible: 27 + const: renesas,r9a09g011-sys 28 + 29 + reg: 30 + maxItems: 1 31 + 32 + required: 33 + - compatible 34 + - reg 35 + 36 + additionalProperties: false 37 + 38 + examples: 39 + - | 40 + sys: system-controller@a3f03000 { 41 + compatible = "renesas,r9a09g011-sys"; 42 + reg = <0xa3f03000 0x400>; 43 + };