tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: phy: qcom,m31: Document qcom,m31 USB phy

Document the M31 USB2 phy present in IPQ5332.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Co-developed-by: Sricharan Ramabadhran <quic_srichara@quicinc.com>
Signed-off-by: Sricharan Ramabadhran <quic_srichara@quicinc.com>
Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>
Link: https://lore.kernel.org/r/44a31cf0361df8db527684c7fb3b38e6ece950c1.1691999761.git.quic_varada@quicinc.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>

authored by

Varadarajan Narayanan and committed by
Vinod Koul f444491c dfe44a13

+59
+59
Documentation/devicetree/bindings/phy/qcom,ipq5332-usb-hsphy.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/phy/qcom,ipq5332-usb-hsphy.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: M31 USB PHY 8 + 9 + maintainers: 10 + - Sricharan Ramabadhran <quic_srichara@quicinc.com> 11 + - Varadarajan Narayanan <quic_varada@quicinc.com> 12 + 13 + description: 14 + USB M31 PHY (https://www.m31tech.com) found in Qualcomm 15 + IPQ5018, IPQ5332 SoCs. 16 + 17 + properties: 18 + compatible: 19 + items: 20 + - const: qcom,ipq5332-usb-hsphy 21 + 22 + "#phy-cells": 23 + const: 0 24 + 25 + reg: 26 + maxItems: 1 27 + 28 + clocks: 29 + maxItems: 1 30 + 31 + clock-names: 32 + items: 33 + - const: cfg_ahb 34 + 35 + resets: 36 + maxItems: 1 37 + 38 + vdd-supply: 39 + description: 40 + Phandle to 5V regulator supply to PHY digital circuit. 41 + 42 + additionalProperties: false 43 + 44 + examples: 45 + - | 46 + #include <dt-bindings/clock/qcom,ipq5332-gcc.h> 47 + usb-phy@7b000 { 48 + compatible = "qcom,ipq5332-usb-hsphy"; 49 + reg = <0x0007b000 0x12c>; 50 + 51 + clocks = <&gcc GCC_USB0_PHY_CFG_AHB_CLK>; 52 + clock-names = "cfg_ahb"; 53 + 54 + #phy-cells = <0>; 55 + 56 + resets = <&gcc GCC_QUSB2_0_PHY_BCR>; 57 + 58 + vdd-supply = <&regulator_fixed_5p0>; 59 + };