Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: fpga: altr,fpga-passive-serial: Convert to yaml

Convert the Altera Passive Serial SPI FPGA Manager binding
from text file to yaml format to allow devicetree validation.

Signed-off-by: Fabio Estevam <festevam@denx.de>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20241003104230.1628813-1-festevam@gmail.com
Signed-off-by: Rob Herring (Arm) <robh@kernel.org>

authored by

Fabio Estevam and committed by
Rob Herring (Arm)
fbe4ba6c a6fa1f9e

+74 -29
-29
Documentation/devicetree/bindings/fpga/altera-passive-serial.txt
··· 1 - Altera Passive Serial SPI FPGA Manager 2 - 3 - Altera FPGAs support a method of loading the bitstream over what is 4 - referred to as "passive serial". 5 - The passive serial link is not technically SPI, and might require extra 6 - circuits in order to play nicely with other SPI slaves on the same bus. 7 - 8 - See https://www.altera.com/literature/hb/cyc/cyc_c51013.pdf 9 - 10 - Required properties: 11 - - compatible: Must be one of the following: 12 - "altr,fpga-passive-serial", 13 - "altr,fpga-arria10-passive-serial" 14 - - reg: SPI chip select of the FPGA 15 - - nconfig-gpios: config pin (referred to as nCONFIG in the manual) 16 - - nstat-gpios: status pin (referred to as nSTATUS in the manual) 17 - 18 - Optional properties: 19 - - confd-gpios: confd pin (referred to as CONF_DONE in the manual) 20 - 21 - Example: 22 - fpga: fpga@0 { 23 - compatible = "altr,fpga-passive-serial"; 24 - spi-max-frequency = <20000000>; 25 - reg = <0>; 26 - nconfig-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>; 27 - nstat-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>; 28 - confd-gpios = <&gpio4 12 GPIO_ACTIVE_LOW>; 29 - };
+74
Documentation/devicetree/bindings/fpga/altr,fpga-passive-serial.yaml
··· 1 + # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + %YAML 1.2 3 + --- 4 + $id: http://devicetree.org/schemas/fpga/altr,fpga-passive-serial.yaml# 5 + $schema: http://devicetree.org/meta-schemas/core.yaml# 6 + 7 + title: Altera Passive Serial SPI FPGA Manager 8 + 9 + maintainers: 10 + - Fabio Estevam <festevam@denx.de> 11 + 12 + description: | 13 + Altera FPGAs support a method of loading the bitstream over what is 14 + referred to as "passive serial". 15 + The passive serial link is not technically SPI, and might require extra 16 + circuits in order to play nicely with other SPI slaves on the same bus. 17 + 18 + See https://www.altera.com/literature/hb/cyc/cyc_c51013.pdf 19 + 20 + allOf: 21 + - $ref: /schemas/spi/spi-peripheral-props.yaml# 22 + 23 + properties: 24 + compatible: 25 + enum: 26 + - altr,fpga-passive-serial 27 + - altr,fpga-arria10-passive-serial 28 + 29 + spi-max-frequency: 30 + maximum: 20000000 31 + 32 + reg: 33 + maxItems: 1 34 + 35 + nconfig-gpios: 36 + description: 37 + Config pin (referred to as nCONFIG in the manual). 38 + maxItems: 1 39 + 40 + nstat-gpios: 41 + description: 42 + Status pin (referred to as nSTATUS in the manual). 43 + maxItems: 1 44 + 45 + confd-gpios: 46 + description: 47 + confd pin (referred to as CONF_DONE in the manual) 48 + maxItems: 1 49 + 50 + required: 51 + - compatible 52 + - reg 53 + - nconfig-gpios 54 + - nstat-gpios 55 + 56 + additionalProperties: false 57 + 58 + examples: 59 + - | 60 + #include <dt-bindings/gpio/gpio.h> 61 + 62 + spi { 63 + #address-cells = <1>; 64 + #size-cells = <0>; 65 + 66 + fpga@0 { 67 + compatible = "altr,fpga-passive-serial"; 68 + reg = <0>; 69 + nconfig-gpios = <&gpio4 18 GPIO_ACTIVE_LOW>; 70 + nstat-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>; 71 + confd-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>; 72 + }; 73 + }; 74 + ...