tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

dt-bindings: reset: mt8188: add toprgu reset-controller header file

Add toprgu reset-controller header file for MT8188

Signed-off-by: Runyang Chen <runyang.chen@mediatek.com>
Acked-by: Rob Herring <robh@kernel.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Guenter Roeck <linux@roeck-us.net>
Link: https://lore.kernel.org/r/20221026063327.20037-3-Runyang.Chen@mediatek.com
Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Signed-off-by: Wim Van Sebroeck <wim@linux-watchdog.org>

authored by

Runyang Chen and committed by
Wim Van Sebroeck fea58041 52f46a6a

+36
+36
include/dt-bindings/reset/mt8188-resets.h
··· 1 + /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)*/ 2 + /* 3 + * Copyright (c) 2022 MediaTek Inc. 4 + * Author: Runyang Chen <runyang.chen@mediatek.com> 5 + */ 6 + 7 + #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8188 8 + #define _DT_BINDINGS_RESET_CONTROLLER_MT8188 9 + 10 + #define MT8188_TOPRGU_CONN_MCU_SW_RST 0 11 + #define MT8188_TOPRGU_INFRA_GRST_SW_RST 1 12 + #define MT8188_TOPRGU_IPU0_SW_RST 2 13 + #define MT8188_TOPRGU_IPU1_SW_RST 3 14 + #define MT8188_TOPRGU_IPU2_SW_RST 4 15 + #define MT8188_TOPRGU_AUD_ASRC_SW_RST 5 16 + #define MT8188_TOPRGU_INFRA_SW_RST 6 17 + #define MT8188_TOPRGU_MMSYS_SW_RST 7 18 + #define MT8188_TOPRGU_MFG_SW_RST 8 19 + #define MT8188_TOPRGU_VENC_SW_RST 9 20 + #define MT8188_TOPRGU_VDEC_SW_RST 10 21 + #define MT8188_TOPRGU_CAM_VCORE_SW_RST 11 22 + #define MT8188_TOPRGU_SCP_SW_RST 12 23 + #define MT8188_TOPRGU_APMIXEDSYS_SW_RST 13 24 + #define MT8188_TOPRGU_AUDIO_SW_RST 14 25 + #define MT8188_TOPRGU_CAMSYS_SW_RST 15 26 + #define MT8188_TOPRGU_MJC_SW_RST 16 27 + #define MT8188_TOPRGU_PERI_SW_RST 17 28 + #define MT8188_TOPRGU_PERI_AO_SW_RST 18 29 + #define MT8188_TOPRGU_PCIE_SW_RST 19 30 + #define MT8188_TOPRGU_ADSPSYS_SW_RST 21 31 + #define MT8188_TOPRGU_DPTX_SW_RST 22 32 + #define MT8188_TOPRGU_SPMI_MST_SW_RST 23 33 + 34 + #define MT8188_TOPRGU_SW_RST_NUM 24 35 + 36 + #endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8188 */