Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: soc: fsl: qe: Add an interrupt controller for QUICC Engine Ports
The QUICC Engine provides interrupts for a few I/O ports. This is
handled via a separate interrupt ID and managed via a triplet of
dedicated registers hosted by the SoC.
Implement an interrupt driver for it so that those IRQs can then
be linked to the related GPIOs.
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/7708243d6cca21004de8b3da87369c06dbee3848.1767804922.git.chleroy@kernel.org
Signed-off-by: Christophe Leroy (CS GROUP) <chleroy@kernel.org>
[moved from bindings/soc/fsl/cpm_qe/ to bindings/interrupt-controller/ while applying]
+51
+51
Documentation/devicetree/bindings/interrupt-controller/fsl,qe-ports-ic.yaml
+51
Documentation/devicetree/bindings/interrupt-controller/fsl,qe-ports-ic.yaml
···
1
+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
+
%YAML 1.2
3
+
---
4
+
$id: http://devicetree.org/schemas/interrupt-controller/fsl,qe-ports-ic.yaml#
5
+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
+
7
+
title: Freescale QUICC Engine I/O Ports Interrupt Controller
8
+
9
+
maintainers:
10
+
- Christophe Leroy (CS GROUP) <chleroy@kernel.org>
11
+
12
+
properties:
13
+
compatible:
14
+
enum:
15
+
- fsl,mpc8323-qe-ports-ic
16
+
17
+
reg:
18
+
maxItems: 1
19
+
20
+
interrupt-controller: true
21
+
22
+
'#address-cells':
23
+
const: 0
24
+
25
+
'#interrupt-cells':
26
+
const: 1
27
+
28
+
interrupts:
29
+
maxItems: 1
30
+
31
+
required:
32
+
- compatible
33
+
- reg
34
+
- interrupt-controller
35
+
- '#address-cells'
36
+
- '#interrupt-cells'
37
+
- interrupts
38
+
39
+
additionalProperties: false
40
+
41
+
examples:
42
+
- |
43
+
interrupt-controller@c00 {
44
+
compatible = "fsl,mpc8323-qe-ports-ic";
45
+
reg = <0xc00 0x18>;
46
+
interrupt-controller;
47
+
#address-cells = <0>;
48
+
#interrupt-cells = <1>;
49
+
interrupts = <74 0x8>;
50
+
interrupt-parent = <&ipic>;
51
+
};