Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
phy: qcom-qmp: split allegedly 4.20 and 5.20 PCS registers
Split registers definitions belonging allegedly to 4.20 and 5.20 QMP
PHYs. They are used for the PCIe QMP PHYs, which have no good open
source reference.
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20220705094320.1313312-20-dmitry.baryshkov@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
authored by
Dmitry Baryshkov
and committed by
Vinod Koul
25ad4a4c
5fc21d1b
+54
-22
+17
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v4_20.h
+17
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v4_20.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_PCS_PCIE_V4_20_H_
7
+
#define QCOM_PHY_QMP_PCS_PCIE_V4_20_H_
8
+
9
+
#define QPHY_V4_20_PCS_PCIE_EQ_CONFIG1 0x0a0
10
+
#define QPHY_V4_20_PCS_PCIE_G3_RXEQEVAL_TIME 0x0f0
11
+
#define QPHY_V4_20_PCS_PCIE_G4_RXEQEVAL_TIME 0x0f4
12
+
#define QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG2 0x0fc
13
+
#define QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG5 0x108
14
+
#define QPHY_V4_20_PCS_LANE1_INSIG_SW_CTRL2 0x824
15
+
#define QPHY_V4_20_PCS_LANE1_INSIG_MX_CTRL2 0x828
16
+
17
+
#endif
+17
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h
+17
drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_PCS_PCIE_V5_20_H_
7
+
#define QCOM_PHY_QMP_PCS_PCIE_V5_20_H_
8
+
9
+
/* Only for QMP V5_20 PHY - PCIe PCS registers */
10
+
#define QPHY_V5_20_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x01c
11
+
#define QPHY_V5_20_PCS_PCIE_OSC_DTCT_ACTIONS 0x090
12
+
#define QPHY_V5_20_PCS_PCIE_EQ_CONFIG1 0x0a0
13
+
#define QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG5 0x108
14
+
#define QPHY_V5_20_PCS_PCIE_G4_PRE_GAIN 0x15c
15
+
#define QPHY_V5_20_PCS_PCIE_RX_MARGINING_CONFIG3 0x184
16
+
17
+
#endif
+15
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v4_20.h
+15
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v4_20.h
···
1
+
/* SPDX-License-Identifier: GPL-2.0 */
2
+
/*
3
+
* Copyright (c) 2017, The Linux Foundation. All rights reserved.
4
+
*/
5
+
6
+
#ifndef QCOM_PHY_QMP_PCS_V4_20_H_
7
+
#define QCOM_PHY_QMP_PCS_V4_20_H_
8
+
9
+
/* Only for QMP V4_20 PHY - USB/PCIe PCS registers */
10
+
#define QPHY_V4_20_PCS_RX_SIGDET_LVL 0x188
11
+
#define QPHY_V4_20_PCS_EQ_CONFIG2 0x1d8
12
+
#define QPHY_V4_20_PCS_EQ_CONFIG4 0x1e0
13
+
#define QPHY_V4_20_PCS_EQ_CONFIG5 0x1e4
14
+
15
+
#endif
+5
-22
drivers/phy/qualcomm/phy-qcom-qmp.h
+5
-22
drivers/phy/qualcomm/phy-qcom-qmp.h
···
32
32
#include "phy-qcom-qmp-pcs-usb-v4.h"
33
33
#include "phy-qcom-qmp-pcs-ufs-v4.h"
34
34
35
+
#include "phy-qcom-qmp-pcs-v4_20.h"
36
+
#include "phy-qcom-qmp-pcs-pcie-v4_20.h"
37
+
35
38
#include "phy-qcom-qmp-pcs-v5.h"
36
39
#include "phy-qcom-qmp-pcs-pcie-v5.h"
37
40
#include "phy-qcom-qmp-pcs-usb-v5.h"
38
41
#include "phy-qcom-qmp-pcs-ufs-v5.h"
42
+
43
+
#include "phy-qcom-qmp-pcs-pcie-v5_20.h"
39
44
40
45
#include "phy-qcom-qmp-pcie-qhp.h"
41
46
···
126
121
#define QSERDES_V4_DP_PHY_AUX_INTERRUPT_STATUS 0x0d8
127
122
#define QSERDES_V4_DP_PHY_STATUS 0x0dc
128
123
129
-
/* Only for QMP V4_20 PHY - USB/PCIe PCS registers */
130
-
#define QPHY_V4_20_PCS_RX_SIGDET_LVL 0x188
131
-
#define QPHY_V4_20_PCS_EQ_CONFIG2 0x1d8
132
-
#define QPHY_V4_20_PCS_EQ_CONFIG4 0x1e0
133
-
#define QPHY_V4_20_PCS_EQ_CONFIG5 0x1e4
134
-
135
124
/* Only for QMP V4 PHY - PCS_MISC registers */
136
125
#define QPHY_V4_PCS_MISC_TYPEC_CTRL 0x00
137
126
#define QPHY_V4_PCS_MISC_TYPEC_PWRDN_CTRL 0x04
···
133
134
#define QPHY_V4_PCS_MISC_CLAMP_ENABLE 0x0c
134
135
#define QPHY_V4_PCS_MISC_TYPEC_STATUS 0x10
135
136
#define QPHY_V4_PCS_MISC_PLACEHOLDER_STATUS 0x14
136
-
137
-
#define QPHY_V4_20_PCS_PCIE_EQ_CONFIG1 0x0a0
138
-
#define QPHY_V4_20_PCS_PCIE_G3_RXEQEVAL_TIME 0x0f0
139
-
#define QPHY_V4_20_PCS_PCIE_G4_RXEQEVAL_TIME 0x0f4
140
-
#define QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG2 0x0fc
141
-
#define QPHY_V4_20_PCS_PCIE_G4_EQ_CONFIG5 0x108
142
-
#define QPHY_V4_20_PCS_LANE1_INSIG_SW_CTRL2 0x824
143
-
#define QPHY_V4_20_PCS_LANE1_INSIG_MX_CTRL2 0x828
144
-
145
-
/* Only for QMP V5_20 PHY - PCIe PCS registers */
146
-
#define QPHY_V5_20_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x01c
147
-
#define QPHY_V5_20_PCS_PCIE_OSC_DTCT_ACTIONS 0x090
148
-
#define QPHY_V5_20_PCS_PCIE_EQ_CONFIG1 0x0a0
149
-
#define QPHY_V5_20_PCS_PCIE_G4_EQ_CONFIG5 0x108
150
-
#define QPHY_V5_20_PCS_PCIE_G4_PRE_GAIN 0x15c
151
-
#define QPHY_V5_20_PCS_PCIE_RX_MARGINING_CONFIG3 0x184
152
137
153
138
#endif