tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

arm64: dts: renesas: rzg2lc-smarc: Add macros for DIP-Switch settings

RZ/G2LC SoM uses DIP-SWitch SW1 for various pin multiplexing functions.

This patch describes DIP-SWitch SW1 settings on SoM and adds the
corresponding macros for enabling pinmux functionality on RZ/G2LC
SMARC EVK.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220203170636.7747-3-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

authored by

Biju Das and committed by
Geert Uytterhoeven 2ed3b5d9 726fd781

+37 -3
+1 -3
arch/arm64/boot/dts/renesas/r9a07g044c2-smarc.dts
··· 7 7 8 8 /dts-v1/; 9 9 #include "r9a07g044c2.dtsi" 10 - #include "rzg2lc-smarc-som.dtsi" 11 - #include "rzg2lc-smarc-pinfunction.dtsi" 12 - #include "rz-smarc-common.dtsi" 10 + #include "rzg2lc-smarc.dtsi" 13 11 14 12 / { 15 13 model = "Renesas SMARC EVK based on r9a07g044c2";
+36
arch/arm64/boot/dts/renesas/rzg2lc-smarc.dtsi
··· 1 + // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 2 + /* 3 + * Device Tree Source for the RZ/G2LC SMARC EVK parts 4 + * 5 + * Copyright (C) 2022 Renesas Electronics Corp. 6 + */ 7 + 8 + #include <dt-bindings/gpio/gpio.h> 9 + #include <dt-bindings/pinctrl/rzg2l-pinctrl.h> 10 + 11 + /* 12 + * DIP-Switch SW1 setting on SoM 13 + * 1 : High; 0: Low 14 + * SW1-2 : SW_SD0_DEV_SEL (1: eMMC; 0: uSD) 15 + * SW1-3 : SW_SCIF_CAN (1: CAN1; 0: SCIF1) 16 + * SW1-4 : SW_RSPI_CAN (1: CAN1; 0: RSPI1) 17 + * SW1-5 : SW_I2S0_I2S1 (1: I2S2 (HDMI audio); 0: I2S0) 18 + * Please change below macros according to SW1 setting 19 + */ 20 + 21 + #define SW_SCIF_CAN 0 22 + #if (SW_SCIF_CAN) 23 + /* Due to HW routing, SW_RSPI_CAN is always 0 when SW_SCIF_CAN is set to 1 */ 24 + #define SW_RSPI_CAN 0 25 + #else 26 + /* Please set SW_RSPI_CAN. Default value is 1 */ 27 + #define SW_RSPI_CAN 1 28 + #endif 29 + 30 + #if (SW_SCIF_CAN & SW_RSPI_CAN) 31 + #error "Can not set 1 to both SW_SCIF_CAN and SW_RSPI_CAN due to HW routing" 32 + #endif 33 + 34 + #include "rzg2lc-smarc-som.dtsi" 35 + #include "rzg2lc-smarc-pinfunction.dtsi" 36 + #include "rz-smarc-common.dtsi"