Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
dt-bindings: media: mediatek: mdp3: merge the indentical RDMA under display
To simplify maintenance and avoid branches, the identical component
should be merged and placed in the path belonging to the MDP
(from display/* to media/*).
In addition, currently only MDP utilizes RDMA through CMDQ, and the
necessary properties for "mediatek,gce-events", and "mboxes" have been
set up for this purpose.
Within DISP, it directly receives component interrupt signals.
Signed-off-by: Moudy Ho <moudy.ho@mediatek.com>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
authored by
Moudy Ho
and committed by
AngeloGioacchino Del Regno
3bae0d63
f5f185bf
+42
-96
-92
Documentation/devicetree/bindings/display/mediatek/mediatek,mdp-rdma.yaml
-92
Documentation/devicetree/bindings/display/mediatek/mediatek,mdp-rdma.yaml
···
1
-
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2
-
%YAML 1.2
3
-
---
4
-
$id: http://devicetree.org/schemas/display/mediatek/mediatek,mdp-rdma.yaml#
5
-
$schema: http://devicetree.org/meta-schemas/core.yaml#
6
-
7
-
title: MediaTek MDP RDMA
8
-
9
-
maintainers:
10
-
- Chun-Kuang Hu <chunkuang.hu@kernel.org>
11
-
- Philipp Zabel <p.zabel@pengutronix.de>
12
-
13
-
description:
14
-
The MediaTek MDP RDMA stands for Read Direct Memory Access.
15
-
It provides real time data to the back-end panel driver, such as DSI,
16
-
DPI and DP_INTF.
17
-
It contains one line buffer to store the sufficient pixel data.
18
-
RDMA device node must be siblings to the central MMSYS_CONFIG node.
19
-
For a description of the MMSYS_CONFIG binding, see
20
-
Documentation/devicetree/bindings/arm/mediatek/mediatek,mmsys.yaml for details.
21
-
22
-
properties:
23
-
compatible:
24
-
oneOf:
25
-
- const: mediatek,mt8195-vdo1-rdma
26
-
- items:
27
-
- const: mediatek,mt8188-vdo1-rdma
28
-
- const: mediatek,mt8195-vdo1-rdma
29
-
30
-
reg:
31
-
maxItems: 1
32
-
33
-
interrupts:
34
-
maxItems: 1
35
-
36
-
power-domains:
37
-
maxItems: 1
38
-
39
-
clocks:
40
-
items:
41
-
- description: RDMA Clock
42
-
43
-
iommus:
44
-
maxItems: 1
45
-
46
-
mediatek,gce-client-reg:
47
-
description:
48
-
The register of display function block to be set by gce. There are 4 arguments,
49
-
such as gce node, subsys id, offset and register size. The subsys id that is
50
-
mapping to the register of display function blocks is defined in the gce header
51
-
include/dt-bindings/gce/<chip>-gce.h of each chips.
52
-
$ref: /schemas/types.yaml#/definitions/phandle-array
53
-
items:
54
-
items:
55
-
- description: phandle of GCE
56
-
- description: GCE subsys id
57
-
- description: register offset
58
-
- description: register size
59
-
maxItems: 1
60
-
61
-
required:
62
-
- compatible
63
-
- reg
64
-
- power-domains
65
-
- clocks
66
-
- iommus
67
-
- mediatek,gce-client-reg
68
-
69
-
additionalProperties: false
70
-
71
-
examples:
72
-
- |
73
-
#include <dt-bindings/interrupt-controller/arm-gic.h>
74
-
#include <dt-bindings/clock/mt8195-clk.h>
75
-
#include <dt-bindings/power/mt8195-power.h>
76
-
#include <dt-bindings/gce/mt8195-gce.h>
77
-
#include <dt-bindings/memory/mt8195-memory-port.h>
78
-
79
-
soc {
80
-
#address-cells = <2>;
81
-
#size-cells = <2>;
82
-
83
-
rdma@1c104000 {
84
-
compatible = "mediatek,mt8195-vdo1-rdma";
85
-
reg = <0 0x1c104000 0 0x1000>;
86
-
interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
87
-
clocks = <&vdosys1 CLK_VDO1_MDP_RDMA0>;
88
-
power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS1>;
89
-
iommus = <&iommu_vdo M4U_PORT_L2_MDP_RDMA0>;
90
-
mediatek,gce-client-reg = <&gce0 SUBSYS_1c10XXXX 0x4000 0x1000>;
91
-
};
92
-
};
+42
-4
Documentation/devicetree/bindings/media/mediatek,mdp3-rdma.yaml
+42
-4
Documentation/devicetree/bindings/media/mediatek,mdp3-rdma.yaml
···
20
20
21
21
properties:
22
22
compatible:
23
-
items:
24
-
- const: mediatek,mt8183-mdp3-rdma
23
+
oneOf:
24
+
- enum:
25
+
- mediatek,mt8183-mdp3-rdma
26
+
- mediatek,mt8195-vdo1-rdma
27
+
- items:
28
+
- const: mediatek,mt8188-vdo1-rdma
29
+
- const: mediatek,mt8195-vdo1-rdma
25
30
26
31
reg:
27
32
maxItems: 1
···
65
60
items:
66
61
- description: RDMA clock
67
62
- description: RSZ clock
63
+
minItems: 1
68
64
69
65
iommus:
70
66
maxItems: 1
···
74
68
items:
75
69
- description: used for 1st data pipe from RDMA
76
70
- description: used for 2nd data pipe from RDMA
71
+
minItems: 1
72
+
73
+
interrupts:
74
+
maxItems: 1
77
75
78
76
'#dma-cells':
79
77
const: 1
···
86
76
- compatible
87
77
- reg
88
78
- mediatek,gce-client-reg
89
-
- mediatek,gce-events
90
79
- power-domains
91
80
- clocks
92
81
- iommus
93
-
- mboxes
94
82
- '#dma-cells'
83
+
84
+
allOf:
85
+
- if:
86
+
properties:
87
+
compatible:
88
+
contains:
89
+
const: mediatek,mt8183-mdp3-rdma
90
+
91
+
then:
92
+
properties:
93
+
clocks:
94
+
minItems: 2
95
+
96
+
mboxes:
97
+
minItems: 2
98
+
99
+
required:
100
+
- mboxes
101
+
- mediatek,gce-events
102
+
103
+
- if:
104
+
properties:
105
+
compatible:
106
+
contains:
107
+
const: mediatek,mt8195-vdo1-rdma
108
+
109
+
then:
110
+
properties:
111
+
clocks:
112
+
maxItems: 1
95
113
96
114
additionalProperties: false
97
115