tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

Merge tag 'tegra-for-6.18-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into soc/dt

dt-bindings: Changes for v6.18-rc1

Support for the Tegra264 generation of I2C is documented as well as some
older Tegra devices, such as the Xiaomi Mi Pad and the ASUS 101 devices.

Contained are also some additions to existing bindings for Tegra114 and
a fix for the power supply feeding VI/CSI.

* tag 'tegra-for-6.18-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
dt-bindings: arm: tegra: Add ASUS TF101G and SL101
dt-bindings: reset: Add Tegra114 CAR header
dt-bindings: arm: tegra: Add Xiaomi Mi Pad (A0101)
dt-bindings: clock: tegra30: Add IDs for CSI pad clocks
dt-bindings: display: tegra: Move avdd-dsi-csi-supply from VI to CSI
dt-bindings: i2c: nvidia,tegra20-i2c: Document Tegra264 I2C

Link: https://lore.kernel.org/r/20250914063927.89981-1-thierry.reding@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

Arnd Bergmann 431ab795 aa14c3af

+36 -6
+10 -2
Documentation/devicetree/bindings/arm/tegra.yaml
··· 36 36 - toradex,colibri_t20-iris 37 37 - const: toradex,colibri_t20 38 38 - const: nvidia,tegra20 39 - - items: 40 - - const: asus,tf101 39 + - description: ASUS Transformers T20 Device family 40 + items: 41 + - enum: 42 + - asus,sl101 43 + - asus,tf101 44 + - asus,tf101g 41 45 - const: nvidia,tegra20 42 46 - items: 43 47 - const: acer,picasso ··· 177 173 - const: google,nyan-big-rev0 178 174 - const: google,nyan-big 179 175 - const: google,nyan 176 + - const: nvidia,tegra124 177 + - description: Xiaomi Mi Pad (A0101) 178 + items: 179 + - const: xiaomi,mocha 180 180 - const: nvidia,tegra124 181 181 - items: 182 182 - enum:
-3
Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-vi.yaml
··· 70 70 ranges: 71 71 maxItems: 1 72 72 73 - avdd-dsi-csi-supply: 74 - description: DSI/CSI power supply. Must supply 1.2 V. 75 - 76 73 vip: 77 74 $ref: /schemas/display/tegra/nvidia,tegra20-vip.yaml 78 75
+3
Documentation/devicetree/bindings/display/tegra/nvidia,tegra210-csi.yaml
··· 37 37 - const: cile 38 38 - const: csi_tpg 39 39 40 + avdd-dsi-csi-supply: 41 + description: DSI/CSI power supply. Must supply 1.2 V. 42 + 40 43 power-domains: 41 44 maxItems: 1 42 45
+7
Documentation/devicetree/bindings/i2c/nvidia,tegra20-i2c.yaml
··· 80 80 support for 64 KiB transactions whereas earlier chips supported no 81 81 more than 4 KiB per transactions. 82 82 const: nvidia,tegra194-i2c 83 + - description: 84 + Tegra264 has 17 generic I2C controllers, two of which are in the AON 85 + (always-on) partition of the SoC. In addition to the features from 86 + Tegra194, a SW mutex register is added to support use of the same I2C 87 + instance across multiple firmwares. 88 + const: nvidia,tegra264-i2c 83 89 84 90 reg: 85 91 maxItems: 1 ··· 192 186 contains: 193 187 enum: 194 188 - nvidia,tegra194-i2c 189 + - nvidia,tegra264-i2c 195 190 then: 196 191 required: 197 192 - resets
+1
drivers/clk/tegra/clk-tegra30.c
··· 53 53 #define SYSTEM_CLK_RATE 0x030 54 54 55 55 #define TEGRA30_CLK_PERIPH_BANKS 5 56 + #define TEGRA30_CLK_CLK_MAX 311 56 57 57 58 #define PLLC_BASE 0x80 58 59 #define PLLC_MISC 0x8c
+2 -1
include/dt-bindings/clock/tegra30-car.h
··· 271 271 #define TEGRA30_CLK_AUDIO3_MUX 306 272 272 #define TEGRA30_CLK_AUDIO4_MUX 307 273 273 #define TEGRA30_CLK_SPDIF_MUX 308 274 - #define TEGRA30_CLK_CLK_MAX 309 274 + #define TEGRA30_CLK_CSIA_PAD 309 275 + #define TEGRA30_CLK_CSIB_PAD 310 275 276 276 277 #endif /* _DT_BINDINGS_CLOCK_TEGRA30_CAR_H */
+13
include/dt-bindings/reset/nvidia,tegra114-car.h
··· 1 + /* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */ 2 + /* 3 + * This header provides Tegra114-specific constants for binding 4 + * nvidia,tegra114-car. 5 + */ 6 + 7 + #ifndef _DT_BINDINGS_RESET_NVIDIA_TEGRA114_CAR_H 8 + #define _DT_BINDINGS_RESET_NVIDIA_TEGRA114_CAR_H 9 + 10 + #define TEGRA114_RESET(x) (5 * 32 + (x)) 11 + #define TEGRA114_RST_DFLL_DVCO TEGRA114_RESET(0) 12 + 13 + #endif /* _DT_BINDINGS_RESET_NVIDIA_TEGRA114_CAR_H */