Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
clk: renesas: r9a07g043: Add GPIO clock and reset entries
Add GPIO clock and reset entries in CPG driver.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220402074626.25624-2-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
authored by
Biju Das
and committed by
Geert Uytterhoeven
6c185664
c8b08822
+5
+5
drivers/clk/renesas/r9a07g043-cpg.c
+5
drivers/clk/renesas/r9a07g043-cpg.c
···
112
112
0x588, 0),
113
113
DEF_MOD("sci1", R9A07G043_SCI1_CLKP, R9A07G043_CLK_P0,
114
114
0x588, 1),
115
+
DEF_MOD("gpio", R9A07G043_GPIO_HCLK, R9A07G043_OSCCLK,
116
+
0x598, 0),
115
117
};
116
118
117
119
static struct rzg2l_reset r9a07g043_resets[] = {
···
129
127
DEF_RST(R9A07G043_SCIF4_RST_SYSTEM_N, 0x884, 4),
130
128
DEF_RST(R9A07G043_SCI0_RST, 0x888, 0),
131
129
DEF_RST(R9A07G043_SCI1_RST, 0x888, 1),
130
+
DEF_RST(R9A07G043_GPIO_RSTN, 0x898, 0),
131
+
DEF_RST(R9A07G043_GPIO_PORT_RESETN, 0x898, 1),
132
+
DEF_RST(R9A07G043_GPIO_SPARE_RESETN, 0x898, 2),
132
133
};
133
134
134
135
static const unsigned int r9a07g043_crit_mod_clks[] __initconst = {