tjh.dev / kernel
Linux kernel mirror (for testing) git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel os linux
1
fork

Configure Feed

Select the types of activity you want to include in your feed.

phy: qcom-qmp-pcie: Fix sm8450_qmp_gen4x2_pcie_pcs_tbl[] register names

sm8450_qmp_gen4x2_pcie_pcs_tbl[] contains the init sequence for PCS
registers of QMP PHY v5.20. So use the v5.20 specific register names.
Only major change is the rename of PCS_EQ_CONFIG{2/3} registers to
PCS_EQ_CONFIG{4/5}.

Fixes: 2c91bf6bf290 ("phy: qcom-qmp: Add SM8450 PCIe1 PHY support")
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Link: https://lore.kernel.org/r/20221102081835.41892-2-manivannan.sadhasivam@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>

authored by

Manivannan Sadhasivam and committed by
Vinod Koul 883aebf6 9ddcd920

+19 -4
+4 -4
drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
··· 1414 1414 }; 1415 1415 1416 1416 static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_tbl[] = { 1417 - QMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG2, 0x16), 1418 - QMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG3, 0x22), 1419 - QMP_PHY_INIT_CFG(QPHY_V5_PCS_G3S2_PRE_GAIN, 0x2e), 1420 - QMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0x99), 1417 + QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG4, 0x16), 1418 + QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_EQ_CONFIG5, 0x22), 1419 + QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_G3S2_PRE_GAIN, 0x2e), 1420 + QMP_PHY_INIT_CFG(QPHY_V5_20_PCS_RX_SIGDET_LVL, 0x99), 1421 1421 }; 1422 1422 1423 1423 static const struct qmp_phy_init_tbl sm8450_qmp_gen4x2_pcie_pcs_misc_tbl[] = {
+14
drivers/phy/qualcomm/phy-qcom-qmp-pcs-v5_20.h
··· 1 + /* SPDX-License-Identifier: GPL-2.0 */ 2 + /* 3 + * Copyright (c) 2022, Linaro Ltd. 4 + */ 5 + 6 + #ifndef QCOM_PHY_QMP_PCS_V5_20_H_ 7 + #define QCOM_PHY_QMP_PCS_V5_20_H_ 8 + 9 + #define QPHY_V5_20_PCS_G3S2_PRE_GAIN 0x170 10 + #define QPHY_V5_20_PCS_RX_SIGDET_LVL 0x188 11 + #define QPHY_V5_20_PCS_EQ_CONFIG4 0x1e0 12 + #define QPHY_V5_20_PCS_EQ_CONFIG5 0x1e4 13 + 14 + #endif
+1
drivers/phy/qualcomm/phy-qcom-qmp.h
··· 38 38 #include "phy-qcom-qmp-pcs-pcie-v4_20.h" 39 39 40 40 #include "phy-qcom-qmp-pcs-v5.h" 41 + #include "phy-qcom-qmp-pcs-v5_20.h" 41 42 #include "phy-qcom-qmp-pcs-pcie-v5.h" 42 43 #include "phy-qcom-qmp-pcs-usb-v5.h" 43 44 #include "phy-qcom-qmp-pcs-ufs-v5.h"