Linux kernel mirror (for testing)
git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
kernel
os
linux
misc: microchip: pci1xxxx: Add support to read and write into PCI1XXXX EEPROM via NVMEM sysfs
Microchip's pci1xxxx is an unmanaged PCIe3.1a switch for consumer,
industrial, and automotive applications. This switch integrates OTP
and EEPROM to enable customization of the part in the field.
This patch adds support to read and write into PCI1XXXX EEPROM
via NVMEM sysfs.
Signed-off-by: Kumaravel Thiagarajan <kumaravel.thiagarajan@microchip.com>
Co-developed-by: Tharun Kumar P <tharunkumar.pasumarthi@microchip.com>
Signed-off-by: Tharun Kumar P <tharunkumar.pasumarthi@microchip.com>
Co-developed-by: Vaibhaav Ram T.L <vaibhaavram.tl@microchip.com>
Signed-off-by: Vaibhaav Ram T.L <vaibhaavram.tl@microchip.com>
Link: https://lore.kernel.org/r/20230620143520.858-3-vaibhaavram.tl@microchip.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
authored by
Kumaravel Thiagarajan
and committed by
Greg Kroah-Hartman
9ab54653
09690015
+140
+140
drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_otpe2p.c
+140
drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_otpe2p.c
···
11
11
#include "mchp_pci1xxxx_gp.h"
12
12
13
13
#define AUX_DRIVER_NAME "PCI1xxxxOTPE2P"
14
+
#define EEPROM_NAME "pci1xxxx_eeprom"
14
15
#define OTP_NAME "pci1xxxx_otp"
15
16
16
17
#define PERI_PF3_SYSTEM_REG_ADDR_BASE 0x2000
17
18
#define PERI_PF3_SYSTEM_REG_LENGTH 0x4000
18
19
20
+
#define EEPROM_SIZE_BYTES 8192
19
21
#define OTP_SIZE_BYTES 8192
20
22
21
23
#define CONFIG_REG_ADDR_BASE 0
24
+
#define EEPROM_REG_ADDR_BASE 0x0E00
22
25
#define OTP_REG_ADDR_BASE 0x1000
23
26
24
27
#define MMAP_OTP_OFFSET(x) (OTP_REG_ADDR_BASE + (x))
28
+
#define MMAP_EEPROM_OFFSET(x) (EEPROM_REG_ADDR_BASE + (x))
25
29
#define MMAP_CFG_OFFSET(x) (CONFIG_REG_ADDR_BASE + (x))
30
+
31
+
#define EEPROM_CMD_REG 0x00
32
+
#define EEPROM_DATA_REG 0x04
33
+
34
+
#define EEPROM_CMD_EPC_WRITE (BIT(29) | BIT(28))
35
+
#define EEPROM_CMD_EPC_TIMEOUT_BIT BIT(17)
36
+
#define EEPROM_CMD_EPC_BUSY_BIT BIT(31)
26
37
27
38
#define STATUS_READ_DELAY_US 1
28
39
#define STATUS_READ_TIMEOUT_US 20000
···
67
56
struct pci1xxxx_otp_eeprom_device {
68
57
struct auxiliary_device *pdev;
69
58
void __iomem *reg_base;
59
+
struct nvmem_config nvmem_config_eeprom;
60
+
struct nvmem_device *nvmem_eeprom;
70
61
struct nvmem_config nvmem_config_otp;
71
62
struct nvmem_device *nvmem_otp;
72
63
};
···
92
79
void __iomem *sys_lock = priv->reg_base +
93
80
MMAP_CFG_OFFSET(CFG_SYS_LOCK_OFFSET);
94
81
writel(0, sys_lock);
82
+
}
83
+
84
+
static bool is_eeprom_responsive(struct pci1xxxx_otp_eeprom_device *priv)
85
+
{
86
+
void __iomem *rb = priv->reg_base;
87
+
u32 regval;
88
+
int ret;
89
+
90
+
writel(EEPROM_CMD_EPC_TIMEOUT_BIT,
91
+
rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
92
+
writel(EEPROM_CMD_EPC_BUSY_BIT,
93
+
rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
94
+
95
+
/* Wait for the EPC_BUSY bit to get cleared or timeout bit to get set*/
96
+
ret = read_poll_timeout(readl, regval, !(regval & EEPROM_CMD_EPC_BUSY_BIT),
97
+
STATUS_READ_DELAY_US, STATUS_READ_TIMEOUT_US,
98
+
true, rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
99
+
100
+
/* Return failure if either of software or hardware timeouts happen */
101
+
if (ret < 0 || (!ret && (regval & EEPROM_CMD_EPC_TIMEOUT_BIT)))
102
+
return false;
103
+
104
+
return true;
105
+
}
106
+
107
+
static int pci1xxxx_eeprom_read(void *priv_t, unsigned int off,
108
+
void *buf_t, size_t count)
109
+
{
110
+
struct pci1xxxx_otp_eeprom_device *priv = priv_t;
111
+
void __iomem *rb = priv->reg_base;
112
+
char *buf = buf_t;
113
+
u32 regval;
114
+
u32 byte;
115
+
int ret;
116
+
117
+
if (off >= priv->nvmem_config_eeprom.size)
118
+
return -EFAULT;
119
+
120
+
if ((off + count) > priv->nvmem_config_eeprom.size)
121
+
count = priv->nvmem_config_eeprom.size - off;
122
+
123
+
ret = set_sys_lock(priv);
124
+
if (ret)
125
+
return ret;
126
+
127
+
for (byte = 0; byte < count; byte++) {
128
+
writel(EEPROM_CMD_EPC_BUSY_BIT | (off + byte), rb +
129
+
MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
130
+
131
+
ret = read_poll_timeout(readl, regval,
132
+
!(regval & EEPROM_CMD_EPC_BUSY_BIT),
133
+
STATUS_READ_DELAY_US,
134
+
STATUS_READ_TIMEOUT_US, true,
135
+
rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
136
+
if (ret < 0 || (!ret && (regval & EEPROM_CMD_EPC_TIMEOUT_BIT))) {
137
+
ret = -EIO;
138
+
goto error;
139
+
}
140
+
141
+
buf[byte] = readl(rb + MMAP_EEPROM_OFFSET(EEPROM_DATA_REG));
142
+
}
143
+
ret = byte;
144
+
error:
145
+
release_sys_lock(priv);
146
+
return ret;
147
+
}
148
+
149
+
static int pci1xxxx_eeprom_write(void *priv_t, unsigned int off,
150
+
void *value_t, size_t count)
151
+
{
152
+
struct pci1xxxx_otp_eeprom_device *priv = priv_t;
153
+
void __iomem *rb = priv->reg_base;
154
+
char *value = value_t;
155
+
u32 regval;
156
+
u32 byte;
157
+
int ret;
158
+
159
+
if (off >= priv->nvmem_config_eeprom.size)
160
+
return -EFAULT;
161
+
162
+
if ((off + count) > priv->nvmem_config_eeprom.size)
163
+
count = priv->nvmem_config_eeprom.size - off;
164
+
165
+
ret = set_sys_lock(priv);
166
+
if (ret)
167
+
return ret;
168
+
169
+
for (byte = 0; byte < count; byte++) {
170
+
writel(*(value + byte), rb + MMAP_EEPROM_OFFSET(EEPROM_DATA_REG));
171
+
regval = EEPROM_CMD_EPC_TIMEOUT_BIT | EEPROM_CMD_EPC_WRITE |
172
+
(off + byte);
173
+
writel(regval, rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
174
+
writel(EEPROM_CMD_EPC_BUSY_BIT | regval,
175
+
rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
176
+
177
+
ret = read_poll_timeout(readl, regval,
178
+
!(regval & EEPROM_CMD_EPC_BUSY_BIT),
179
+
STATUS_READ_DELAY_US,
180
+
STATUS_READ_TIMEOUT_US, true,
181
+
rb + MMAP_EEPROM_OFFSET(EEPROM_CMD_REG));
182
+
if (ret < 0 || (!ret && (regval & EEPROM_CMD_EPC_TIMEOUT_BIT))) {
183
+
ret = -EIO;
184
+
goto error;
185
+
}
186
+
}
187
+
ret = byte;
188
+
error:
189
+
release_sys_lock(priv);
190
+
return ret;
95
191
}
96
192
97
193
static void otp_device_set_address(struct pci1xxxx_otp_eeprom_device *priv,
···
364
242
priv->reg_base + MMAP_OTP_OFFSET(OTP_PWR_DN_OFFSET));
365
243
366
244
dev_set_drvdata(&aux_dev->dev, priv);
245
+
246
+
if (is_eeprom_responsive(priv)) {
247
+
priv->nvmem_config_eeprom.type = NVMEM_TYPE_EEPROM;
248
+
priv->nvmem_config_eeprom.name = EEPROM_NAME;
249
+
priv->nvmem_config_eeprom.dev = &aux_dev->dev;
250
+
priv->nvmem_config_eeprom.owner = THIS_MODULE;
251
+
priv->nvmem_config_eeprom.reg_read = pci1xxxx_eeprom_read;
252
+
priv->nvmem_config_eeprom.reg_write = pci1xxxx_eeprom_write;
253
+
priv->nvmem_config_eeprom.priv = priv;
254
+
priv->nvmem_config_eeprom.stride = 1;
255
+
priv->nvmem_config_eeprom.word_size = 1;
256
+
priv->nvmem_config_eeprom.size = EEPROM_SIZE_BYTES;
257
+
258
+
priv->nvmem_eeprom = devm_nvmem_register(&aux_dev->dev,
259
+
&priv->nvmem_config_eeprom);
260
+
if (!priv->nvmem_eeprom)
261
+
return -ENOMEM;
262
+
}
367
263
368
264
release_sys_lock(priv);
369
265